$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor chip package and method of forming 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-001/18
출원번호 US-0269241 (1994-06-30)
발명자 / 주소
  • Heckman James K. (Tempe AZ) Carney Francis J. (Gilbert AZ) Geyer Harry J. (Phoenix AZ)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 67  인용 특허 : 0

초록

A semiconductor device having a substrate support (22) and a method of forming the semiconductor device. A substrate (11) has conductive traces (12) and a bonding pad (13) on a bottom surface and conductive traces (14) and a semiconductor chip attach pad (17) on a top surface. The substrate support

대표청구항

A semiconductor chip package, comprising: a substrate having first and second surfaces, the first surface having at least one conductive trace disposed thereon and having a semiconductor chip receiving area, the second surface having at least one bonding pad disposed thereon, the at least one bondin

이 특허를 인용한 특허 (67)

  1. Rostoker Michael D. (San Jose CA) Pasch Nicholas F. (Pacifica CA), Apparatus for mounting integrated circuit chips on a Mini-Board.
  2. Slupe, James P.; Harper, Timothy V.; Wiedeback, Fred R., Apparatus for routing signals.
  3. Leonard E. Mess, Ball grid array (BGA) encapsulation mold.
  4. Mess Leonard E., Ball grid array (BGA) encapsulation mold.
  5. Mess Leonard E., Ball grid array (BGA) encapsulation mold.
  6. Mess Leonard E., Ball grid array (BGA) encapsulation mold.
  7. Kirkland Janet ; Schneider Mark R., Ball grid array with inexpensive threaded secure locking mechanism to allow removal of a threaded heat sink therefrom.
  8. Moriyama Yoshifumi,JPX, Bump electrode with adjacent pad and insulation for solder flow stopping.
  9. Peter R. Ewer GB, Chip scale package.
  10. Ewer Peter R.,GBX, Chip scale packaging process.
  11. Zak Robert L., Chip-on-board printed circuit manufacturing process using aluminum wire bonded to copper pads.
  12. Nakano,Hiroaki, Circuit board for mounting a semiconductor chip and manufacturing method thereof.
  13. Akram Salman, Device and method for electrically or thermally coupling to the backsides of integrated circuit dice in chip-on-board applications.
  14. Salman Akram, Device and method for electrically or thermally coupling to the backsides of integrated circuit dice in chip-on-board applications.
  15. James M. Wark, Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  16. Wark James M., Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  17. Wark James M., Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  18. Wark James M., Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  19. Hauser, Christian; Winderl, Johann; Pohl, Jens, Device for packaging electronic components.
  20. Harper, Jr., Donald K., Electrical connector housing.
  21. Mess, Leonard E., Encapsulation method in a molding machine for an electronic device.
  22. Auch,Mark; Guenther,Ewald; Chua,Soo Jin, Encapsulation of electroluminescent devices with shaped spacers.
  23. Auch,Mark; Guenther,Ewald; Fang,Lim Shuang; Jin,Chua Soo, Encapsulation of electronic devices.
  24. Auch,Mark; Guenther,Ewald; Chua,Soo Jin, Encapsulation of electronic devices with shaped spacers.
  25. Kobayashi, Kazuhiko; Sano, Yoshiaki, High-frequency module.
  26. Carichner Karla Y. ; Liang Dexin, Interposer for ball grid array (BGA) package.
  27. Caletka, David Vincent; Darbha, Krishna; Infantolino, William; Johnson, Eric Arthur, Land grid array stiffener for use with flexible chip carriers.
  28. Caletka, David Vincent; Darbha, Krishna NMN; Infantolino, William NMN; Johnson, Eric Arthur, Land grid array stiffener use with flexible chip carriers.
  29. Sun, Ming; Gong, Demei, Low profile flip chip power module and method of making.
  30. Suzuki Katsunobu,JPX ; Suzuki Katsuhiko,JPX ; Haga Akira,JPX ; Sorimachi Isamu,JPX ; Uchida Hiroyuki,JPX, Metal base package for a semiconductor device.
  31. John Pierre McCormick ; Kishor V. Desai, Method for attaching solderballs by selectively oxidizing traces.
  32. Bruno Furbacher DE; Friedrich Lupp DE; Wolfgang Pahl DE; Gunter Trausch DE, Method for producing an encapsulation for a SAW component operating with surface acoustic waves.
  33. Pastore John R. ; Nomi Victor K. ; Wilson Howard P., Method for testing a ball grid array semiconductor device and a device for such testing.
  34. Ball,Michael B., Method of fabricating a multi-die semiconductor package assembly.
  35. Yong-Tae Kwon KR, Method of fabricating a wire arrayed chip size package.
  36. Betran Mario Federico Cespedes,MXX ; Reyes Manuel Maximiliano Haro,MXX ; Osorio Miguel Angel Lopez,MXX ; Hagelsieb Luis Moreno,MXX ; Hijar Jose de Jesus De,MXX ; Serrano Juan Rubio,MXX ; Rodrigo Juan, Method of manufacturing a semiconductor component from a conductive substrate containing a plurality of vias.
  37. Leonard E. Mess, Methods for ball grid array (BGA) encapsulation mold.
  38. Wark, James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  39. Wark, James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  40. Wark, James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  41. Wark, James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  42. Wark,James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  43. Wark,James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  44. Wark,James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  45. Wark,James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  46. Wark,James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  47. Wark,James M., Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  48. Stephens, Tab A.; McShane, Michael B.; Pelley, Perry H., Microelectronic assembly having a heat spreader for a plurality of die.
  49. Stephens, Tab A.; McShane, Michael B.; Pelley, Perry H., Microelectronic assembly having a heat spreader for a plurality of die.
  50. Norman Lee Owens, Multi-strand substrate for ball-grid array assemblies and method.
  51. Owen,Norman Lee, Multi-strand substrate for ball-grid array assemblies and method.
  52. Owens, Norman Lee, Multi-strand substrate for ball-grid array assemblies and method.
  53. Owens,Norman Lee, Multi-strand substrate for ball-grid array assemblies and method.
  54. Lassmann, Wilfried; Büttner, Christian, Multilayer printed circuit board and device comprising the same.
  55. Auch, Mark; Guenther, Ewald; Fang, Lim Shuang; Jin, Chua Soo; Ling, Low Bee, Organic electronic devices with an encapsulation.
  56. Shinji Ohuchi JP; Harufumi Kobayashi JP; Yasushi Shiraishi JP, Resin-encapsulated semiconductor device.
  57. Soyano Shin (Nagano JPX) Toba Susumu (Nagano JPX), Semiconductor device.
  58. Yamada Shigeru,JPX ; Uchida Yasufumi,JPX ; Murakami Noriko,JPX ; Shizuno Yoshinori,JPX, Semiconductor device having a die pad structure for preventing cracks in a molding resin.
  59. Miyawaki, Katumi, Semiconductor device having a package structure.
  60. Shigeru Yamada JP; Yasufumi Uchida JP; Noriko Murakami JP; Yoshinori Shizuno JP, Semiconductor device having an improved structure for preventing cracks, and improved small-sized semiconductor.
  61. Yamada, Shigeru; Uchida, Yasufumi; Murakami, Noriko; Shizuno, Yoshinori, Semiconductor device having an improved structure for preventing cracks, improved small sized semiconductor and method of manufacturing the same.
  62. Yamada Shigeru,JPX ; Uchida Yasufumi,JPX ; Murakami Noriko,JPX ; Shizuno Yoshinori,JPX, Semiconductor device having an improved structure for preventing cracks, improved small-sized semiconductor and method of manufacturing the same.
  63. Yilmaz, Hamza; Sapp, Steven; Wang, Qi; Li, Minhua; Murphy, James J.; Diroll, John Robert, Semiconductor die packages using thin dies and metal substrates.
  64. Kim Jin Sung,KRX, Semiconductor package substrate and ball grid array (BGA) semiconductor package using same.
  65. Ichihashi Motomi,JPX, Semiconductor sensor with protective cap covering exposed conductive through-holes.
  66. Kinzer, Daniel M.; Arzumanyan, Aram; Sammon, Tim, Vertical conduction flip-chip device with bump contacts on single surface.
  67. Yong-Tae Kwon KR, Wire arrayed chip size package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로