[특허]I/O module with reduced isolation circuitry

I/O module with reduced isolation circuitry 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-009/06
출원번호	US-0370343 (1995-01-09)
발명자 / 주소	Van de Steeg Kerry (Chagrin Falls OH) Blech Steven P. (Twinsburg OH)
출원인 / 주소	Allen-Bradley Company, Inc. (Milwaukee WI 02)
인용정보	피인용 횟수 : 23 인용 특허 : 0

초록 ▼

An industrial controller I/O module includes on-board programming circuitry in the form of a microprocessor and associated memory, a first programmable logic circuit and a second programmable logic circuit connected through an isolation interface. The programmable logic circuits are programmed by the microprocessor on power up by reading configuration data from the PROM and writing it to the logic circuits to define their I/O circuit functions in controlling the I/O drives on a controlled machine or process.

대표청구항 ▼

An I/O module comprising: an isolation interface that includes a first signal path for a clock signal and a second signal path for serial data; a first programmable logic circuit which is programmable in response to configuration data to emulate functions for a plurality of digital circuits, the first programmable logic circuit including first means electrically connected to the first and second signal paths for transfer of configuration data during configuration operations and including second means electrically connected to the first and second signal paths for transfer of other data during post-configuration operations; a second programmable logic circuit which is programmable in response to configuration data to emulate functions for a plurality of digital circuits, the second programmable logic circuit being coupled through the isolation interface to the first programmable logic circuit, to receive system I/O data to monitor and control I/O devices and connected, during the operation of the I/O module, to I/O devices on a controlled machine or process to monitor and control the I/O devices in accordance with the system I/O data, the second programmable logic circuit including first means electrically connected to the first and second signal paths for receiving configuration data during configuration operations, the configuration data programming the second programmable logic circuit to reduce the amount of system I/O data that must be transferred across the isolation interface and including second means electrically connected to the first and second signal paths for receiving other data during post-configuration operations wherein the second programmable logic circuit includes means for generating output signals for controlling motion and also includes means for receiving feedback signals from the I/O devices; a memory that stores first instructions for transfer of data during configuration operations and second instructions for transfer of data during post-configuration operations; a microprocessor responsive to the first instructions in the memory for transferring configuration data to the first programmable logic circuit during configuration operations; the microprocessor being responsive to the second instructions in the memory to transfer data to the first programmable logic circuit during post-configuration operations.

이 특허를 인용한 특허 (23)

Drogichen, Daniel P.; Graf, Eric Eugene; Kane, Don; Meyer, Douglas B.; Phelps, Andrew E.; Shanahan, Patricia; Weiss, Steven F., Cage for dynamic attach testing of I/O boards.
상세보기
Khan Liaqat Y. ; Karunakaran Alanghat G., Computer architecture having platform-dependent and platform-independent boards forming the motherboard.
상세보기
White H. Philip ; Quinn Thomas P. ; Quinn James B. ; Stine John F., Control systems and methods utilizing object oriented hardware elements.
상세보기
Khan Liaqat Y. ; Karunakaran Alanghat G., Cross-platform computer architecture and components thereof.
상세보기
Li,Zhenya; Wei,Konggang; Li,Wenjian; Wang,Chenglong; Wu,Guzheng; Yang,Zhiguo; Jin,Junwen, Doubled-sided pluggable backplane.
상세보기
Martel Sylvain ; Lafontaine Serge R. ; Hunter Ian W., Dynamically reconfigurable hardware system for real-time control of processes.
상세보기
Landis,Richard; Moceri,Anthony, Electrical panel access and control apparatus including true emergency stop and power buss lockout.
상세보기
Crosland,Andrew; May,Roger; Flaherty,Edward; Draper,Andrew, Embedded processor with watchdog timer for programmable logic.
상세보기
Crosland,Andrew; May,Roger; Flaherty,Edward; Draper,Andrew, Embedded processor with watchdog timer for programmable logic.
상세보기
Kolinummi, Pasi; Melakari, Klaus; Winblad, Marko, Integrated circuits.
상세보기
Gates Stillman F. ; Borkar Paresh M., Method and apparatus for automatically loading configuration data on reset into a host adapter integrated circuit.
상세보기
Gates Stillman F. ; Borkar Paresh M., Method and apparatus for automatically loading configuration data on reset into a host adapter integrated circuit.
상세보기
Hall Jerald N. ; Christeson Orville H. ; Kinion Mike ; Babcock Sean R. ; Wildgrube Frank L. ; LeClerg Frank E. ; Yuratovac John, Method and apparatus for setting the operating parameters of a computer system.
상세보기
Husted Raymond R. ; Rischar Charles M. ; Schultz Ronald E. ; Harris Kendal R., Method of scheduling spatially separated control events with an industrial controller.
상세보기
Smith, Gregory H.; Bassett, Robert N.; Monge, Anton B.; Bollinger, John J., Multi-purpose current driver system and method.
상세보기
Paul, Tobias; Stib, Ralph; Zenuni, Armend, Multifunctional I/O apparatus.
상세보기
White, H. Philip; Marcinik, Carl L., Network platform for field devices.
상세보기
Reinisch,Hubert; Rosskopf,Max; Langenbacher,Markus, Process module for a handling station, handling station and procedure for the line-up of a handling station.
상세보기
Obata Yoshimori,JPX, Programmable logic control system.
상세보기
Von Wendorff, Christophorus W., Programmable unit.
상세보기
Austin H. Lesea ; Stephen M. Trimberger, Supporting multiple FPGA configuration modes using dedicated on-chip processor.
상세보기
Arrigotti George L. ; Grealish James J., System and method for programming programmable electronic components using board-level automated test equipment.
상세보기
Hall Jerald N., System for configuring a device where stored configuration information is asserted at a first time and external operati.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

I/O module with reduced isolation circuitry 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (23)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

I/O module with reduced isolation circuitry 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (23)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트