$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Method for forming conductive bumps on a semiconductor device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/44
출원번호 US-0324824 (1994-10-19)
발명자 / 주소
  • Higgins
  • III Leo M. (Austin TX)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 87  인용 특허 : 0

초록

Conductive bumps (24) are formed on a semiconductor device (10) by applying or depositing an imageable conductive layer (18) over the device and in contact with I/O pads of a final metallization layer (14). The imageable conductive material is formed of an imageable acrylic resin system filled with

대표청구항

A method for forming conductive bumps on a semiconductor die, the method comprising the steps of: providing a semiconductor die having a plurality of metal pads; depositing a conductive material on the semiconductor die and in electrical contact with the plurality of metal pads, wherein the conducti

이 특허를 인용한 특허 (87) 인용/피인용 타임라인 분석

  1. Manning, Troy A.; Ball, Michael B., Apparatus and methods for coupling conductive leads of semiconductor assemblies.
  2. Troy A. Manning ; Michael B. Ball, Apparatus and methods for coupling conductive leads of semiconductor assemblies.
  3. Manning Troy A. ; Ball Michael B., Apparatus for electrically coupling bond pads of a microelectronic device.
  4. Tongbi Jiang ; Li Li, Apparatus for electroless plating a contact pad.
  5. Narita, Shoriki; Ikeya, Masahiko; Tsuboi, Yasutaka; Mae, Takaharu; Kanayama, Shinji, Bump formation method and bump forming apparatus for semiconductor wafer.
  6. Narita,Shoriki; Ikeya,Masahiko; Tsuboi,Yasutaka; Mae,Takaharu; Kanayama,Shinji, Bump formation method and bump forming apparatus for semiconductor wafer.
  7. Fjelstad, Joseph, Compliant package with conductive elastomeric posts.
  8. Kim, Chul-Hong, Composition, an electrode transfer film including the same, a display panel, and a method of forming an electrode.
  9. Shia, Rebecca; Chen, Jack Tsung-Yu, Conductive lithographic polymer and method of making devices using same.
  10. Cram, Daniel P., Conductive polymer contact system and test method for semiconductor components.
  11. Daniel P. Cram, Conductive polymer contact system and test method for semiconductor components.
  12. Akram, Salman, Copper interconnect.
  13. Akram,Salman, Copper interconnect.
  14. Akram,Salman, Copper interconnect.
  15. Akram,Salman, Copper interconnect for semiconductor device.
  16. Jiang,Tongbi; Li,Li, Device having contact pad with a conductive layer and a conductive passivation layer.
  17. Sakuyama, Seiki; Imaizumi, Nobuhiro; Yagi, Tomohisa, Electrode-to-electrode bond structure.
  18. Nguyen Guy P. ; Edwards Carl, Flexible interpenetrating networks formed by epoxy-cyanate ester compositions via a polyamide.
  19. Moran, John D.; Kruse, Blanca; Gamez Sanchez, Amilcar B., Flip chip structure and method of manufacture.
  20. Chen, Chih-Shun; Yuan, Po-Hao; Chiu, Shih-Kuang; Chien, Feng-Lung; Yang, Ke-Chuan, Flip-chip bumbing method for fabricating solder bumps on semiconductor wafer.
  21. Kurita, Yoichiro; Ouchi, Rieka; Miyazaki, Takashi; Yamada, Toshiyuki, Flip-chip type semiconductor device.
  22. Kurita, Yoichiro; Ouchi, Rieka; Miyazaki, Takashi; Yamada, Toshiyuki, Flip-chip type semiconductor device.
  23. Farnworth Warren M., Hermetically sealed chip scale packages formed by wafer level fabrication and assembly.
  24. Kawashima, Kazuyuki; Tanaka, Yasunori, High-strength solder joint.
  25. Kawashima, Kazuyuki; Tanaka, Yasunori, High-strength solder joint.
  26. Koyama, Shuji; Kitani, Masashi; Mori, Toshihiro; Ozaki, Teruo; Kubota, Masahiko, Ink jet recording head, method for producing the same and recording apparatus equipped with the same.
  27. Zhao, Lily; Liang, Dexin, Integrated circuit package, ball-grid array integrated circuit package.
  28. Tzanavaras, George; Michael, Mihalis, Interconnect structure.
  29. Nguyen,My N., Interface materials and methods of production and use thereof.
  30. Roldan Judith Marie ; Saraf Ravi F., Lead-free interconnection for electronic devices.
  31. Inoue Yasushi,JPX ; Sugimoto Masakazu,JPX ; Mochizuki Amane,JPX, Low thermal expansion circuit board and multilayer wiring circuit board.
  32. Yasushi Inoue JP; Masakazu Sugimoto JP; Amane Mochizuki JP, Low thermal expansion circuit board and multilayer wiring circuit board.
  33. Schoenfeld, Aaron; Ma, Manny K. F.; Kinsman, Larry D.; Brooks, J. Mike; Allen, Timothy J., Method and apparatus for coupling a semiconductor die to die terminals.
  34. Schoenfeld, Aaron; Ma, Manny K. F.; Kinsman, Larry D.; Brooks, J. Mike; Allen, Timothy J., Method and apparatus for coupling a semiconductor die to die terminals.
  35. Schoenfeld, Aaron; Ma, Manny K. F.; Kinsman, Larry D.; Brooks, J. Mike; Allen, Timothy J., Method and apparatus for coupling a semiconductor die to die terminals.
  36. Jiang Tongbi ; Li Li, Method and apparatus for electroless plating a contact pad.
  37. Tongbi Jiang ; Li Li, Method and apparatus for electroless plating a contact pad.
  38. Akram, Salman, Method and semiconductor device having copper interconnect for bonding.
  39. Jiang, Tongbi; Li, Li, Method for electroless plating a contact pad.
  40. Jiang, Tongbi; Li, Li, Method for electroless plating a contact pad.
  41. Farnworth Warren M., Method for fabricating electronic assemblies using semi-cured conductive elastomeric bumps.
  42. Tzanavaras George ; Michael Mihalis, Method for forming interconnects.
  43. Mitchell, Craig; Warner, Mike; Behlen, Jim, Method for making a semiconductor chip package.
  44. Yamashita, Yudai, Method for manufacturing conductive pattern substrate.
  45. Fey Edmond Otto ; Lyjak Kenneth Stanley ; Trevitt Donna Jean, Method of controlling the spread of an adhesive on a circuitized organic substrate.
  46. Yoda, Tsuyoshi, Method of fabricating bumps utilizing a resist layer having photosensitive agent and resin.
  47. David R. Hembree, Method of forming a solder ball.
  48. Hembree David R., Method of forming a solder ball.
  49. Kinoshita Makoto,JPX, Method of forming bump electrodes.
  50. Heo Young Wook,KRX, Method of forming chip bumps of bump chip scale semiconductor package.
  51. Akram, Salman, Method of improving copper interconnects of semiconductor devices for bonding.
  52. Akram, Salman, Method of improving copper interconnects of semiconductor devices for bonding.
  53. Akram,Salman, Method of improving copper interconnects of semiconductor devices for bonding.
  54. Ball Michael B., Method of improving interconnect of semiconductor device by utilizing a flattened ball bond.
  55. Ball Michael B., Method of improving interconnect of semiconductor devices by using a flattened ball bond.
  56. Michael B. Ball, Method of improving interconnect of semiconductor devices by using a flattened ball bond.
  57. Ball Michael B., Method of improving interconnect of semiconductor devices by utilizing a flattened ball bond.
  58. Ball, Michael B., Method of improving interconnect of semiconductor devices by utilizing a flattened ball bond.
  59. Sakuyama, Seiki; Imaizumi, Nobuhiro; Yagi, Tomohisa, Method of making electrode-to-electrode bond structure and electrode-to-electrode bond structure made thereby.
  60. Theuss, Horst, Method of manufacturing an integrated circuit.
  61. Farnworth,Warren M.; Brooks,Jerry M., Method of wafer bumping for enabling a stitch wire bond in the absence of discrete bump formation.
  62. Clevenger,Lawrence A.; Hsu,Louis L.; Radens,Carl J.; Wang,Li Kong; Wong,Kwong Hon, Method to fabricate passive components using conductive polymer.
  63. Rinne Glenn A. ; Lizzul Christine, Methods of electroplating solder bumps of uniform height on integrated circuit substrates.
  64. Fjelstad,Joseph, Methods of making microelectronic packages with conductive elastomeric posts.
  65. Zhao Lily ; Liang Dexin, Methods of packaging an integrated circuit and methods of forming an integrated circuit package.
  66. Zhao, Lily; Liang, Dexin, Methods of packaging an integrated circuit and methods of forming an integrated circuit package.
  67. Farnworth, Warren M., Methods of wafer level fabrication and assembly of chip scale packages.
  68. Farnworth, Warren M., Methods of wafer level fabrication and assembly of chip scale packages.
  69. Booyens, Harry; Figov, Murray; Blondal, Daniel J.; West, Paul R., Micro-lens enhanced element.
  70. Albert, Jonathan D.; Gates, Holly G., Microencapsulated electrophoretic display with integrated driver.
  71. Albert,Jonathan D.; Gates,Holly G., Microencapsulated electrophoretic display with integrated driver.
  72. Caillat Patrice,FRX, Process for producing a sealing and mechanical strength ring between a substrate and a chip hybridized by bumps on the substrate.
  73. Hikita, Junichi; Shibata, Kazutaka; Ueda, Shigeyuki, Production process for semiconductor device.
  74. Hikita,Junichi; Shibata,Kazutaka; Ueda,Shigeyuki, Production process for semiconductor device.
  75. Ahmad Syed Sajid, Reduced filler particle size encapsulant for reduction in die surface damage in LOC packages and method of use.
  76. Ryo Enomoto JP; Hideo Yabashi JP; Tadashi Sugiyama JP; Kenzo Hatada JP, Semiconductor chip and method manufacturing the same.
  77. Akram, Salman, Semiconductor device having copper interconnect for bonding.
  78. Cram,Daniel P., Test method for semiconductor components using anisotropic conductive polymer contact system.
  79. Cram,Daniel P., Test method for semiconductor components using conductive polymer contact system.
  80. Fang,Ming; Dubin,Valery M.; Haight,Scott M., Tin deposition.
  81. Jiang, Tongbi, Underfill process.
  82. Farnworth, Warren M.; Akram, Salman, Use of palladium in IC manufacturing with conductive polymer bump.
  83. Farnworth,Warren M.; Akram,Salman, Use of palladium in IC manufacturing with conductive polymer bump.
  84. Gilleo Kenneth Burton ; Blumel David ; McLenaghan James, Wafer coating method for flip chips.
  85. Farnworth Warren M., Wafer level fabrication and assembly of chip scale packages.
  86. Standing, Martin, Wafer level underfill and interconnect process.
  87. Standing, Martin, Wafer level underfill and interconnect process.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로