이 특허를 인용한 특허 (30)

1. Akatsu Hiroyuki ; Divakaruni Ramachandra ; Lee Gill Yong, Disposable spacers for improved array gapfill in high density DRAMs.

   상세보기
2. Rodgers T. J. ; Geha Sam ; Petti Chris ; Yen Ting-Pwu, Edge metal for interconnect layers.

   상세보기
3. Lochtefeld, Anthony J.; Langdo, Thomas A.; Westhoff, Richard, Elevated source and drain elements for strained-channel heterojuntion field-effect transistors.

   상세보기
4. Geha, Sam G., Hot metallization process.

   상세보기
5. Harvey Ian, Integrated circuit device interconnection techniques.

   상세보기
6. Harvey Ian Robert ; Lin Xi-Wei, Metallization technique for gate electrodes and local interconnects.

   상세보기
7. Mizushima Kazuyuki,JPX, Method for manufacturing a through hole.

   상세보기
8. Yen Ting, Method of forming robust interconnect and contact structures in a semiconductor and/or integrated circuit.

   상세보기
9. Armacost Michael D. ; Gambino Jeffrey Peter, Method of making a disposable corner etch stop-spacer for borderless contacts.

   상세보기
10. Blosse, Alain; Thedki, Sanjay; Qiao, Jianmin; Gilboa, Yitzhak, Method of making metallization and contact structures in an integrated circuit.

    상세보기
11. Alain Blosse ; Sanjay Thedki ; Jianmin Qiao ; Yitzhak Gilboa, Method of making metallization and contact structures in an integrated circuit comprising an etch stop layer.

    상세보기
12. Fitzgerald, Eugene A., Methods of fabricating contact regions for FET incorporating SiGe.

    상세보기
13. Langdo, Thomas A.; Lochtefeld, Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.

    상세보기
14. Langdo,Thomas A.; Lochtefeld,Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.

    상세보기
15. Langdo,Thomas A.; Lochtefeld,Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.

    상세보기
16. Currie,Matthew T.; Hammond,Richard, Methods of forming reacted conductive gate electrodes.

    상세보기
17. Furukawa Toshiharu ; Hakey Mark C. ; Holmes Steven J. ; Horak David V. ; Nakos James S. ; Rabidoux Paul A., Process for fabricating short channel field effect transistor with a highly conductive gate.

    상세보기
18. Currie, Matthew T.; Hammond, Richard, Reacted conductive gate electrodes.

    상세보기
19. Currie,Matthew T.; Hammond,Richard, Reacted conductive gate electrodes.

    상세보기
20. Fitzgerald,Eugene A., Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits.

    상세보기
21. Fitzgerald,Eugene A., Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits.

    상세보기
22. Xi-Wei Lin, Self-aligned etch-stop layer formation for semiconductor devices.

    상세보기
23. Lin Xi-Wei, Self-aligned processing of semiconductor device features.

    상세보기
24. Lin Xi-Wei ; Weling Milind Ganesh, Self-aligned silicidation technique to independently form silicides of different thickness on a semiconductor device.

    상세보기
25. Tsunashima,Yoshitaka; Miyano,Kiyotaka; Ushiku,Yukihiro, Semiconductor device and method of manufacturing the same.

    상세보기
26. Atsuki Ono JP, Semiconductor device having field effect transistors different in thickness of gate electrodes and process of fabrication thereof.

    상세보기
27. Currie,Matthew T.; Lochtefeld,Anthony J., Shallow trench isolation process.

    상세보기
28. Liang,Chunlin; Doyle,Brian S., Thermal conducting trench in a semiconductor structure.

    상세보기
29. Liang,Chunlin; Doyle,Brian S., Thermal conducting trench in a semiconductor structure and method for forming the same.

    상세보기
30. Hall, Mark D.; Abeln, Glenn C.; Grant, John M., Trench formation in a semiconductor material.

    상세보기
더보기