[특허]Dual ported memory with word line access control

Dual ported memory with word line access control 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G11C-008/00
출원번호	US-0049921 (1993-04-20)
발명자 / 주소	Marchioro Alessandro (Ferney Voltaire FRX)
출원인 / 주소	International Business Machines Corporation (Armonk NY 02)
인용정보	피인용 횟수 : 58 인용 특허 : 0

초록 ▼

In order to access several pieces of information concurrently, computers can make use of multi-port access memories. This invention introduces a circuit for a memory system that can be used in such applications. Dual-ported memory access is achieved without duplication of the memory arrays or of the word and bit lines used in the circuit. The circuit allows concurrent read and/or write operations by controlling access to independently controlled sections of the word lines in a memory array and is useful for dual ported data caches. In instruction cache memory applications, the circuitry can be used to allow concurrent access to a number of multiple words. The total number of words accessed concurrently is equal to the total cache width and is independent of the address of the lowest word being accessed.

대표청구항 ▼

A dual ported computer memory apparatus having a first and a second set of address lines for receiving a first and second address on a first and second port respectively, a first and a second data multiplexer connected respectively to a first and a second set of data lines, a plurality of word lines each comprising two or more words, the words having a plurality of storage cells, the words being organized in an array, the apparatus further comprising: a first and second decoder, located at opposite ends of the word lines, the first decoder connected to a first section of each word line and the second decoder connected to a second section of each word line, the decoders each being able to electrically enable one separate section of a word line; one or more boundaries of access switches, an access switch in a boundary being located between two words at a position in a word line, the access switches in a given boundary being at the same position in each word line so that the boundary of switches define one or more columns of words, the access switches being able to electrically connect or disconnect one or more words from other words in the word line; a control logic circuit that divides each first and second sets of address lines into a first and second set of column address lines and the first and second set of word address lines, respectively, and uses the first and second set of column address lines to open selected access switches and to connect the first and second sets of data lines through the first and second data multiplexers to a first and second bit line set, respectively, the first and second bit line sets being respectively connected to a first and second column of words to be accessed; and an address multiplexer, using the first and second word address, for determining which word line the first and second decoders each drive respectively, so that the first decoder drives a first section of word lines and the second decoder drives a second section of word lines, the word to be accessed in the first column is accessed by the first data multiplexer, and the word to be accessed in the second column is accessed by the second data multiplexer.

이 특허를 인용한 특허 (58)

Rofougaran, Ahmadreza (Reza), Apparatus for allocation of wireless resources.
상세보기
Rofougaran, Ahmadreza (Reza), Apparatus for configuration of wireless operation.
상세보기
Rofougaran, Ahmadreza (Reza), Apparatus for managing frequency use.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Apparatus for wirelessly managing resources.
상세보기
Zhang, Kevin X., Buffer for a split cache line access.
상세보기
Schumann Steven J. ; Ching Fai ; Tsang Sai K., Combined program and data nonvolatile memory with concurrent program-read/data write capability.
상세보기
Yadav, Rishi; Refalo, Alan, Deterministic collision detection.
상세보기
Buettner, Stefan; Leenstra, Jens; Pille, Juergen; Schweizer, Christian, Device and method for decoding an address word into word-line signals.
상세보기
Buettner, Stefan; Leenstra, Jens; Pille, Juergen; Schweizer, Christian, Device and method for decoding an address word into word-line signals.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Distributed digital signal processor.
상세보기
Perets Ronen,ILX ; Gross Yael,ILX ; Ovadia Bat-Sheva,ILX ; Faians Avigdor,ILX ; Briman Eran,ILX ; Freedman Rakefet,ILX ; Tal Ilana,ILX, Dual access memory array.
상세보기
Ronen Perets IL; Yael Gross IL; Bat-Sheva Ovadia IL; Avigdor Faians IL; Eran Briman IL; Rakefet Freedman IL; Ilana Tal IL, Dual access memory array.
상세보기
Rajesh Manapat ; Sunil Kumar Koduru, Dual port sram.
상세보기
Ramaraju,Ravindraraj; Kenkare,Prashant U.; Sarker,Jogendra C., Dual-port static random access memory having improved cell stability and write margin.
상세보기
Hsu, Fu-Chang; Lee, Peter W.; Tsao, Hsing-Ya, Flash memory array structure suitable for multiple simultaneous operations.
상세보기
Hsu, Fu-Chang; Lee, Peter W.; Tsao, Hsing-Ya, Flash memory array structure suitable for multiple simultaneous operations.
상세보기
Hsu, Fu-Chang; Lee, Peter W.; Tsao, Hsing-Ya, Flash memory array structure suitable for multiple simultaneous operations.
상세보기
Rofougaran, Ahmadreza (Reza), Handheld computing unit coordination of femtocell AP functions.
상세보기
Rofougaran, Ahmadreza (Reza), Handheld computing unit with merged mode.
상세보기
Roy, Richard S.; Sikdar, Dipak Kumar, Hierarchical multi-bank multi-port memory organization.
상세보기
Roy, Richard S.; Sikdar, Dipak Kumar, Hierarchical multi-bank multi-port memory organization.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., IC for handheld computing unit of a computing device.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., IC with MMW transceiver communications.
상세보기
Jeon Jun-Young,KRX ; Cha Gi-Won,KRX ; Lee Sang-Jae,KRX, Integrated circuit memory devices including split word lines and predecoders and related methods.
상세보기
Rofougaran, Ahmadreza Reza, Integrated circuit with intra-chip and extra-chip RF communication.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Inter-device wireless communication for intra-device communications.
상세보기
Hunter, Bradford; Burnett, David; Cooper, Troy; Kenkare, Prashant; Ramaraju, Ravindraj; Russell, Andrew; Zhang, Shayan; Snyder, Michael, Low voltage memory device and method thereof.
상세보기
Hsu,Steven; Krishnamurthy,Ram, Low-noise leakage-tolerant register file technique.
상세보기
Davis Andrew ; Milton David Wills, Memory including master and local word lines coupled to memory cells storing access information.
상세보기
Yen-Kuang Chen ; Boon-Lock Yeo, Method and apparatus for accessing unaligned data.
상세보기
Kanapathippillai, Ruban; Ganapathy, Kumar; Nguyen, Thu, Method and apparatus for off boundary memory access.
상세보기
Rofougaran, Ahmadreza Reza, Mobile communication device with game application for use in conjunction with a remote mobile communication device and methods for use therewith.
상세보기
Rezeanu, Stefan-Cristian, Multi-port arbitration system and method.
상세보기
Walker, William W., Multi-port memory cell.
상세보기
Ahn,Hyo Joo; Kim,Nam Jong, Multi-port semiconductor memory device and signal input/output method therefor.
상세보기
Kim,Nam Jong; Lee,Ho Cheol; Kwon,Kyoung Hwan; Hwang,Hyong Ryol; Ahn,Hyo Joo, Multi-port semiconductor memory device having variable access paths and method.
상세보기
Kim, Nam-Jong; Lee, Ho-Cheol; Kwon, Kyoung-Hwan; Hwang, Hyong-Ryol; Ahn, Hyo-Joo, Multi-port semiconductor memory device having variable access paths and method therefor.
상세보기
Sugita Mitsuru,JPX, Multiple ports storage device with programmable overlapped data bits access.
상세보기
Ohsawa Takashi,JPX, Multiplexer.
상세보기
Nadir James ; Chu Ching-Hua, Multiport high speed memory having contention arbitration capability without standby delay.
상세보기
Lee, Shih-Lin S.; McElheny, Peter J.; Singh, Preminder; Sinha, Shankar, Multiport memory element circuitry.
상세보기
Lee, Shih-Lin S.; McElheny, Peter J.; Singh, Preminder; Sinha, Shankar, Multiport memory element circuitry.
상세보기
Le Trong Nguyen, Multiprocessor operation in a multimedia signal processor.
상세보기
Rofougaran, Ahmadreza (Reza), Networking of multiple mode handheld computing unit.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Processing module with millimeter wave transceiver interconnection.
상세보기
Rezeanu, Stefan-Cristian, Pulsed arbitration system.
상세보기
Rezeanu, Stefan Cristian, Pulsed arbitration system and method.
상세보기
Rofougaran, Ahmadreza Reza, RF bus controller.
상세보기
Kasamizugami Masayoshi,JPX, Rapidly-readable register file.
상세보기
Lee Jae Jin,KRX ; Ahn Seung Han,KRX, Semiconductor memory device having cache memory function.
상세보기
Tran, Thang M., Systems and methods for configuring load/store execution units.
상세보기
Tran, Thang M., Systems and methods for reconfiguring cache memory.
상세보기
Seshadri, Nambirajan, Video gaming device with image identification.
상세보기
Luo Wenzhe, Wait state generator circuit and method to allow asynchronous, simultaneous access by two processors.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Wireless programmable logic device.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Wirelessly configurable memory device.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Wirelessly configurable memory device.
상세보기
Rofougaran, Ahmadreza (Reza); Markison, Timothy W., Wirelessly configurable memory device addressing.
상세보기

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC

저장형식

Text(ASCII format)
Excel format
PIAS분석(.xls)

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

연합인증

Dual ported memory with word line access control 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (58)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Dual ported memory with word line access control 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (58)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트