$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Computer with instructions that use an address field to select among multiple condition code registers 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/06
출원번호 US-0254687 (1994-06-06)
발명자 / 주소
  • Morrison Gordon E. (Denver CO) Brooks Christopher B. (Boulder CO) Gluck Frederick G. (Boulder CO)
출원인 / 주소
  • Biax Corporation (Palm Beach Gardens FL 02)
인용정보 피인용 횟수 : 60  인용 특허 : 0

초록 ▼

The invention features a computer with a condition code register file (the condition code register file is distinct from the computer\s general purpose register file). The condition code register file has a plurality of addressable condition code registers. The computer executes condition-setting in

대표청구항 ▼

A computer comprising: a general purpose register file comprising at least two general purpose registers; a condition code register file distinct from said general purpose register file, having a plurality of addressable condition code registers, each condition code register for representing a condi

이 특허를 인용한 특허 (60)

  1. Henry G. Glenn ; Parks Terry, Apparatus and method for tracking changes in address size and for different size retranslate second instruction with an indicator from address size.
    상세보기
  2. Gropper, Robert L., Auto update utility for digital address books.
    상세보기
  3. Gropper,Robert L., Auto update utility for digital address books.
    상세보기
  4. Wolrich,Gilbert; Adiletta,Matthew J.; Wheeler,William R.; Bernstein,Debra; Hooper,Donald F., Branch instruction for processor with branching dependent on a specified bit in a register.
    상세보기
  5. Miki Yoshio,JPX ; Shimada Kentaro,JPX ; Hanawa Makoto,JPX, Branch operation system where instructions are queued until preparations is ascertained to be completed and branch distance is considered as an execution condition.
    상세보기
  6. Bernstein,Debra; Kornfeld,Serge; Johnson,Desmond R.; Hooper,Donald F.; Guilford,James D.; Muratori,Richard D., Breakpoint method for parallel hardware threads in multithreaded processor.
    상세보기
  7. Wang,Hong; Eng,Marsha; Wang,Perry; Shen,John P.; Hoflehner,Gerolf F.; Lavery,Daniel; Li,Wei, Building inter-block streams from a dynamic execution trace for a program.
    상세보기
  8. Gropper, Robert L., Business card and contact management system.
    상세보기
  9. Gropper, Robert L., Business card and contact management system.
    상세보기
  10. Nakamura Saori,JPX, Compile apparatus, compile method and computer-readable medium storing compiler.
    상세보기
  11. Chayut, Ira G., Condition code stack architecture systems and methods.
    상세보기
  12. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Adiletta, Matthew J., Data transfer mechanism using unidirectional pull bus and push bus.
    상세보기
  13. Safford, Kevin David; Knebel, Patrick; Lamb, Joel D, Determining register dependency in multiple architecture systems.
    상세보기
  14. Wolrich,Gilbert; Adiletta,Matthew I.; Wheeler,William; Bernstein,Debra; Hooper,Donald, Double shift instruction for micro engine used in multithreaded parallel processor architecture.
    상세보기
  15. Söderquist, Ingemar; Loh, Rolf, Event driven digital signal processor with time constraints.
    상세보기
  16. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Sweeney,John; Guilford,James D., Free list and ring data structure management.
    상세보기
  17. Hinds Christopher Neal ; Jaggar David Vivian ; Matheny David Terrence ; Elwood Matthew Paul, Handling exceptions in a pipelined data processing apparatus.
    상세보기
  18. Moloney, David, Hardware for performing arithmetic operations.
    상세보기
  19. Sager David J. ; Saxe James Benjamin, Hardware instruction scheduler for short execution unit latencies.
    상세보기
  20. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment.
    상세보기
  21. Wolrich,Gilbert; Rosenbluth,Mark B.; Adiletta,Matthew J., Memory interleaving.
    상세보기
  22. Zaifman,Arthur; Lund,Carsten; True,Frederick, Method and apparatus for managing hierarchical collections of data.
    상세보기
  23. Bortnikov Vita,ILX ; Mendelson Bilha,ILX ; Novick Mark,ILX ; Roediger Robert Ralph ; Schmidt William Jon ; Shavit-Lottem Inbal,ILX, Method and apparatus for modular reordering of portions of a computer program based on profile data.
    상세보기
  24. Bortnikov Vita,ILX ; Mendelson Bilha,ILX ; Novick Mark,ILX ; Schmidt William Jon ; Shavit-Lottem Inbal,ILX, Method and apparatus for profile-based reordering of program portions in a computer program.
    상세보기
  25. Hanson Scott Patrick ; Schmidt William Jon, Method and apparatus for profiling indirect procedure calls in a computer program.
    상세보기
  26. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William, Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set.
    상세보기
  27. Ebcioglu Kemal ; Kiefer Kenneth J. ; Luick David Arnold ; Silberman Gabriel Mauricio ; Winterfield Philip Braun, Method and apparatus to select the next instruction in a superscalar or a very long instruction word computer having N-way branching.
    상세보기
  28. Jin, Chuanen; Dai, Chunquan, Method and graphic engine chip for drawing processing.
    상세보기
  29. Kathail Vinod K. (Cupertino CA) Gupta Rajiv (Los Altos CA) Rau Bantwal R. (Los Altos CA) Schlansker Michael S. (Los Altos CA) Worley ; Jr. William S. (Breckenridge CO) Amerson Frederic C. (Santa Clar, Method and system for deferring exceptions generated during speculative execution.
    상세보기
  30. Ussery Cary ; Levia Oz ; Ryan Raymond, Method of generating application specific integrated circuits using a programmable hardware architecture.
    상세보기
  31. Busaba, Fadi Y.; Giamei, Bruce C., Methods computer program products and systems for unifying program event recording for branches and stores in the same dataflow.
    상세보기
  32. Yamada Akira,JPX ; Yoshida Toyohiko,JPX ; Kengaku Toru,JPX, Microprocessor capable of executing condition execution instructions using encoded condition execution field in the inst.
    상세보기
  33. Vijay K. Mehra ; Gerrit Ary Slavenburg, Multiport register file to accommodate data of differing lengths.
    상세보기
  34. Erik E. Hagersten ; Christopher J. Jackson ; Aleksandr Guzovskiy ; William A. Nesheim, Multiprocessing computer system employing a cluster communication error reporting mechanism.
    상세보기
  35. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra; Wilde,Myles J.; Adiletta,Matthew J., Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms.
    상세보기
  36. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Multithreaded microprocessor with register allocation based on number of active threads.
    상세보기
  37. Gupta Rajiv ; Worley ; Jr. William S., Out-of-order execution using encoded dependencies between instructions in queues to determine stall values that control.
    상세보기
  38. Saulsbury,Ashley, Processing architecture having a compare capability.
    상세보기
  39. Nakano Hiraku,JPX, Processor.
    상세보기
  40. Terashima, Masaru, Processor apparatus with instruction set for storing comparison conditions and for evaluating branch condition values against results of identified complex comparison conditions.
    상세보기
  41. Wolrich, Gilbert; Adiletta, Matthew; Wheeler, William R., Processor having a dedicated hash unit integrated within.
    상세보기
  42. Chauvel Gerard,FRX ; Aussedat Francis,FRX ; Calippe Pierre,FRX, Protocol processor for the execution of a collection of instructions in a reduced number of operations.
    상세보기
  43. Moataz A. Mohamed, Reconfigurable functional units for implementing a hybrid VLIW-SIMD programming model.
    상세보기
  44. Barry, Edwin Franklin; Pechanek, Gerald George; Marchand, Patrick R., Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor.
    상세보기
  45. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
    상세보기
  46. Wolrich, Gilbert; Adiletta, Matthew J; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
    상세보기
  47. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J.; Wilkinson, III,Hugh M., Registers for data transfers.
    상세보기
  48. Trimberger Stephen M., Reprogrammable instruction set accelerator.
    상세보기
  49. Trimberger Stephen M., Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page tab.
    상세보기
  50. Tanaka Akira,JPX ; Sayama Junko,JPX ; Yukawa Hiroshi,JPX ; Odani Kensuke,JPX, Resource assigning apparatus which assigns the variable in a program to resources.
    상세보기
  51. Schmidt, William Jon, Skip list data storage during compilation.
    상세보기
  52. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Software controlled content addressable memory in a general purpose execution datapath.
    상세보기
  53. Morley John E., Software emulation system with reduced memory requirements.
    상세보기
  54. Roediger Robert Ralph ; Schmidt William Jon, Software profiler with runtime control to enable and disable instrumented executable.
    상세보기
  55. Coutant, Cary A., System and method for optimization of shared data.
    상세보기
  56. Gupta, Gagan; Sohi, Gurindar S.; Sridharan, Srinath, System and method for selectively delaying execution of an operation based on a search for uncompleted predicate operations in processor-associated queues.
    상세보기
  57. Boden Edward B. ; Brzozowski Wesley A. ; Gebler ; Jr. Paul A., System and method for very fast IP packet filtering.
    상세보기
  58. Boden Edward B. ; Brzozowski Wesley A. ; Gebler ; Jr. Paul A., System and method for very fast IP packet filtering.
    상세보기
  59. Yehia, Sami; Flautner, Krisztian; Clark, Nathan; Hormati, Amir; Mahlke, Scott, Translation of SIMD instructions in a data processing system.
    상세보기
  60. Osecky, Benjamin Daniel; Gaither, Blaine Douglas, Variable delay instruction for implementation of temporal redundancy.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로