$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0128501 (1993-09-28)
발명자 / 주소
  • Taylor Brad (Oakland CA)
출원인 / 주소
  • Giga Operations Corporation (Berkeley CA 02)
인용정보 피인용 횟수 : 173  인용 특허 : 0

초록

A module for supporting and connecting programmable logic devices through a common interface. A card in the PC Card format is provided with bus interface support for interconnection to other such modules. The module supports one or more programmable logic devices, each of which is connectable to fou

대표청구항

A programmable logic device (PLD) connector module capable of receiving a plurality of signals from a selectable plurality of signal sources and forwarding said plurality of signals to a selectable plurality of signal destinations, said module comprising: a printed circuit board having two generally

이 특허를 인용한 특허 (173)

  1. Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
  2. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, 3D memory semiconductor device and structure.
  3. Or-Bach, Zvi, 3D semiconductor device.
  4. Or-Bach, Zvi, 3D semiconductor device.
  5. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device.
  6. Or-Bach, Zvi; Wurman, Zeev, 3D semiconductor device.
  7. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  8. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  9. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, 3D semiconductor device and structure.
  10. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, 3D semiconductor device and structure.
  11. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, 3D semiconductor device and structure.
  12. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, 3D semiconductor device and structure with back-bias.
  13. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device including field repairable logics.
  14. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, 3D semiconductor device, fabrication method and system.
  15. Or-Bach, Zvi; Widjaja, Yuniarto, 3DIC system with a two stable state memory and back-bias region.
  16. Breen Thomas B. ; Brown Donald R., Apparatus and method for upgrading communication functions.
  17. Jacobson Neil G. ; Chiang David, Automated control system for programming PLDs.
  18. Or-Bach, Zvi; Wurman, Zeev, Automation for monolithic 3D devices.
  19. Crosland,Andrew, Bus communication apparatus for programmable logic devices and associated methods.
  20. Crosland,Andrew, Bus communication apparatus for programmable logic devices and associated methods.
  21. Tseng, Ping-Sheng; Lin, Sharon Sheau-Pyng; Shen, Quincy Kun-Hsu; Tsai, Mike Mon Yen; Wang, Steven, Common shared memory in a verification system.
  22. Fort Philippe,FRX, Computer system having reversible bus connectors.
  23. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
  24. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
  25. Schroeder, Charles G.; Graf, Christopher F.; Nishiguchi, Ciro T.; D'Souza, Nigel G.; Baker, Daniel J.; Magruder, Thomas D., Customizing code modules of software and programmable hardware for a test instrument.
  26. Schroeder, Charles G.; Graf, Christopher F.; Nishiguchi, Ciro T.; D'Souza, Nigel G.; Baker, Daniel J.; Magruder, Thomas D., Customizing operation of a test instrument based on information from a system under test.
  27. Tateyama,Jiro; Suzuki,Naohisa; Fukunaga,Koji; Katano,Kiyoshi; Nakamura,Atsushi; Kobayashi,Makoto, Data communication apparatus and method of a device that supports plural communication methods.
  28. Fukunaga,Koji; Suzuki,Naohisa; Katano,Kiyoshi; Tateyama,Jiro; Nakamura,Atsushi; Kobayashi,Makoto, Data transmission apparatus, system and method, and image processing apparatus.
  29. Fukunaga,Koji; Suzuki,Naohisa; Katano,Kiyoshi; Tateyama,Jiro; Nakamura,Atsushi; Kobayashi,Makoto, Data transmission apparatus, system and method, and image processing apparatus.
  30. Andrade,Hugo A.; Odom,Brian Keith; Butler,Cary Paul; Peck,Joseph E.; Petersen,Newton G., Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration.
  31. Giraud,Regis; Crespo,Thierry; Petillon,Jean Marc, Devices and methods for updating the programming of a system for controlling an electric rotary machine.
  32. Ishihara, Koji; Kawano, Tetsuo; Sato, Kyoji; Tabaru, Tsuguchika; Matsuyama, Manabu; Ohzeki, Ryuichi; Kondo, Masato, Dynamic reconfiguration supporting method, dynamic reconfiguration supporting apparatus, and dynamic reconfiguration system.
  33. Martel Sylvain ; Lafontaine Serge R. ; Hunter Ian W., Dynamically reconfigurable hardware system for real-time control of processes.
  34. Ballagh,Jonathan B.; Hwang,L. James; Milne,Roger B.; Shirazi,Nabeel, Embedding a co-simulated hardware object in an event-driven simulator.
  35. Ballagh,Jonathan B.; Hwang,L. James; Milne,Roger B.; Shirazi,Nabeel, Embedding a hardware object in an application system.
  36. Khu,Arthur H.; Shokouhi,Farshid, Fail-safe method of updating a multiple FPGA configuration data storage system.
  37. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., Generating a hardware description of a block diagram model for implementation on programmable hardware.
  38. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P., Graphical program having a timing specification and method for conversion into a hardware implementation.
  39. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., Graphical program with various function icons and method for conversion into hardware implementation.
  40. Dye, Robert E.; Shah, Darshan; Rogers, Steve; Richardson, Greg; Luick, Dean A., Graphical programming system with block diagram execution and distributed user interface display.
  41. Dye, Robert E.; Shah, Darshan; Rogers, Steve; Richardson, Greg; Luick, Dean A., Graphical programming system with distributed block diagram execution and front panel display.
  42. Gower, Kevin C.; Hazelzet, Bruce; Kellogg, Mark W.; Perlman, David J., High reliability memory module with a fault tolerant address and command bus.
  43. Gower, Kevin C.; Hazelzet, Bruce; Kellogg, Mark W.; Perlman, David J., High reliability memory module with a fault tolerant address and command bus.
  44. Gower,Kevin C.; Hazelzet,Bruce; Kellogg,Mark W.; Perhnan,David J., High reliability memory module with a fault tolerant address and command bus.
  45. Gower,Kevin C.; Hazelzet,Bruce; Kellogg,Mark W.; Perlman,David J., High reliability memory module with a fault tolerant address and command bus.
  46. Gower,Kevin C.; Hazelzet,Bruce; Kellogg,Mark W.; Perlman,David J., High reliability memory module with a fault tolerant address and command bus.
  47. Gower,Kevin C.; Hazelzet,Bruce; Kellogg,Mark W.; Perlman,David T., High reliability memory module with a fault tolerant address and command bus.
  48. Manning Troy, IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages.
  49. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., Implementing a data flow block diagram having a control flow node on a programmable hardware element.
  50. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P., Implementing a model on programmable hardware.
  51. Christophe Moreaux FR; Bruno Leconte FR, Integrated circuit comprising at least two memories.
  52. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Integrated circuit device and structure.
  53. Bemanian, Majid; Scharf, William D.; Entin, Bruce L., Integrated circuit having integrated programmable gate array and field programmable gate array, and method of operating the same.
  54. Bemanian, Majid; Scharf, William D., Integrated circuit having integrated programmable gate array and method of operating the same.
  55. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Integrated processor and programmable data path chip for reconfigurable computing.
  56. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
  57. Baxter, Michael A., Meta-address architecture for parallel, dynamically reconfigurable computing.
  58. Baxter, Michael A., Meta-address architecture for parallel, dynamically reconfigurable computing.
  59. Baxter,Michael A., Meta-address architecture for parallel, dynamically reconfigurable computing.
  60. Master Paul L. ; Hatley William T. ; Scheuermann II Walter J. ; Goodman Margaret J., Method and apparatus for adaptable digital protocol processing.
  61. Banerjee,Prithviraj; Choudhary,Alok; Haldar,Malay; Nayak,Anshuman, Method and apparatus for automatically generating hardware from algorithms described in MATLAB.
  62. Tseng, Ping-Sheng; Lin, Sharon Sheau-Pyng; Shen, Quincy Kun-Hsu; Tsai, Mike Mon Yen; Wang, Steven, Method and apparatus for simulating a circuit using timing insensitive glitch-free (TIGF) logic.
  63. Kuehnl, Claus Peter; Hellmann, Klas; Kalhoff, Johannes; Meyer, Holger; Krumsiek, Dietmar, Method and communications system for the configuration of a communications module containing a logic component.
  64. Or-Bach, Zvi; Wurman, Zeev, Method for design and manufacturing of a 3D semiconductor device.
  65. Or-Bach, Zvi, Method for developing a custom device.
  66. Gajewski,Michael W., Method for ensuring consistent protocol in the location of circuits and connectors having multiple circuit-receiving cavities.
  67. Or-Bach, Zvi; Sekar, Deepak C., Method for fabricating novel semiconductor and optoelectronic devices.
  68. Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C.; Or-Bach, Zvi, Method for fabrication of a semiconductor device and structure.
  69. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method for fabrication of a semiconductor device and structure.
  70. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  71. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  72. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  73. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  74. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Lim, Paul, Method for fabrication of a semiconductor device and structure.
  75. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Ze'ev, Method for fabrication of a semiconductor device and structure.
  76. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  77. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of configurable systems.
  78. Smith,Stephen J; Southgate,Timothy J, Method for managing resources in a reconfigurable computer having programmable logic resources where automatically swapping configuration data between a secondary storage device and the programmable .
  79. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, Method of constructing a semiconductor device and structure.
  80. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method of fabricating a semiconductor device and structure.
  81. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Method of forming three dimensional integrated circuit devices using layer transfer technique.
  82. Ussery Cary ; Levia Oz ; Ryan Raymond, Method of generating application specific integrated circuits using a programmable hardware architecture.
  83. Or-Bach, Zvi; Widjaja, Yuniarto, Method of maintaining a memory state.
  84. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method of manufacturing a semiconductor device and structure.
  85. Sekar, Deepak C.; Or-Bach, Zvi, Method of manufacturing a semiconductor device with two monocrystalline layers.
  86. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C.; Lim, Paul, Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer.
  87. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Method of processing a semiconductor device.
  88. Or-Bach, Zvi; Wurman, Zeev, Method to construct a 3D semiconductor device.
  89. Or-Bach, Zvi; Wurman, Ze'ev, Method to construct systems.
  90. Or-Bach, Zvi; Wurman, Ze'ev, Method to form a 3D semiconductor device.
  91. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Method to form a 3D semiconductor device and structure.
  92. Crabill,Eric J., Methods and cores using existing PLD processors to emulate processors having different instruction sets and bus protocols.
  93. Allen Michael J. ; Crain Gregory K. ; Fischer Stephen A. ; Gelsinger Patrick P. ; Gray David R. ; Hopkins Stuart T. ; Laub ; III Gustav ; Lucas Charles H. ; Pashley Richard D. ; Sabi Babak ; Schutz J, Microprocessor having single poly-silicon EPROM memory for programmably controlling optional features.
  94. Allen Michael J. ; Crain Gregory K. ; Fischer Stephen A. ; Gelsinger Patrick P. ; Gray David R. ; Hopkins Stuart T. ; Laub ; III Gustay ; Lucas Charles H. ; Pashley Richard D. ; Sabi Babak ; Schutz J, Microprocessor having single poly-silicon EPROM memory for programmably controlling optional features.
  95. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Monolithic three-dimensional semiconductor device and structure.
  96. Kassas, Zaher; Lewis, James M., Multi-channel algorithm infrastructure for programmable hardware elements.
  97. Kou James ; Koo Juliana, PCMCIA card dynamically configured in first mode to program FPGA controlling application specific circuit and in secon.
  98. Chengson David P. ; Schmidt William L. ; Agarwala Unmesh ; Foster Alan D. ; Priest Edward C. ; Manton John C. ; Mira Ali, Processor-inclusive memory module.
  99. Chengson David P. ; Schmidt William L. ; Agarwala Unmesh ; Foster Alan D. ; Priest Edward C. ; Manton John C. ; Mira Ali, Processor-inclusive memory module.
  100. Ledzius, Robert C.; Flemmons, James L.; Maturo, Lawrence R., Reconfigurable computing system and method and apparatus employing same.
  101. John Morelli ; H. Richard Kendall, Reconfigurable logic for a computer.
  102. Odom,Brian Keith; Peck,Joseph E.; Andrade,Hugo A.; Butler,Cary Paul; Truchard,James J.; Petersen,Newton G.; Novacek,Matthew, Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources.
  103. Smith, Stephen J.; Southgate, Timothy J., Reconfigurable programmable logic device computer system.
  104. Andrade,Hugo A.; Odom,Brian Keith; Ryan,Arthur, Reconfigurable test system.
  105. Ryan Arthur ; Andrade Hugo, Reconfigurable test system.
  106. Joseph H. Hassoun, SDRAM controller implemented in a PLD.
  107. Sekar, Deepak C.; Or-Bach, Zvi, Self aligned semiconductor device and structure.
  108. Or-Bach, Zvi; Lim, Paul; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  109. Or-Bach, Zvi; Sekar, Deepak, Semiconductor and optoelectronic devices.
  110. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  111. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  112. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  113. Or-Bach, Zvi, Semiconductor device and structure.
  114. Or-Bach, Zvi, Semiconductor device and structure.
  115. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  116. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  117. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  118. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  119. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  120. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  121. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Semiconductor device and structure.
  122. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Lim, Paul, Semiconductor device and structure.
  123. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, Semiconductor device and structure.
  124. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  125. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  126. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  127. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure.
  128. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  129. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  130. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Lim, Paul, Semiconductor device and structure.
  131. Or-Bach, Zvi; Widjaja, Yuniarto; Sekar, Deepak C., Semiconductor device and structure.
  132. Or-Bach, Zvi; Wurman, Zeev, Semiconductor device and structure.
  133. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  134. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  135. Sekar, Deepak C; Or-Bach, Zvi; Lim, Paul, Semiconductor device and structure.
  136. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  137. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure for heat removal.
  138. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  139. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  140. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor devices and structures.
  141. Or-Bach, Zvi; Wurman, Zeev, Semiconductor devices and structures.
  142. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, Semiconductor system and device.
  143. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Semiconductor system and device.
  144. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor system, device and structure with heat removal.
  145. Schultz, Kevin L.; Steger, Perry; Breyer, Stefanie, Smart camera with a plurality of slots for modular expansion capability through a variety of function modules connected to the smart camera.
  146. Schultz,Kevin L.; Steger,Perry; Breyer,Stefanie, Smart camera with a plurality of slots for modular expansion capability through a variety of function modules connected to the smart camera.
  147. Schultz, Kevin L.; Steger, Perry; Breyer, Stefanie, Smart camera with modular expansion capability including a function module that performs image processing.
  148. Metzgen, Paul, Software-to-hardware compiler.
  149. Metzgen,Paul, Software-to-hardware compiler.
  150. Metzgen,Paul, Software-to-hardware compiler.
  151. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
  152. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
  153. Metzgen,Paul, Software-to-hardware compiler with symbol set inference analysis.
  154. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., Specifying and targeting portions of a graphical program for execution by multiple targets.
  155. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., Specifying and targeting portions of a graphical program for real-time response.
  156. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P., Specifying portions of a graphical program for respective execution by a processor and a programmable hardware element.
  157. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P., System and method for configuring a device to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  158. Chandhoke, Sundeep; Vazquez, Nicolas; Schultz, Kevin L., System and method for configuring a hardware device to execute a prototype.
  159. Peck,Joseph E.; Novacek,Matthew; Andrade,Hugo A.; Petersen,Newton G., System and method for configuring a reconfigurable system.
  160. Kodosky Jeffrey L. ; Andrade Hugo ; Odom Brian K. ; Butler Cary P., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  161. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Schultz, Kevin L., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  162. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P., System and method for converting a graphical program including a structure node into a hardware implementation.
  163. Schultz, Kevin L.; Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul, System and method for deploying a graphical program on an image acquisition device.
  164. Baxter Michael A., System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware.
  165. Baxter Michael A., System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization.
  166. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C., System comprising a semiconductor device and structure.
  167. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  168. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  169. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  170. Gephardt Douglas D. ; Stewart Brett B. ; Wisor Rita M. ; Belt Steven L. ; Dutton Drew J., System for dynamically reconfiguring subbusses of data bus according to system needs based on monitoring each of the inf.
  171. Alfke Peter H., System for preventing radiation failures in programmable logic devices.
  172. Ilic, Kosta; Blasig, Dustyn K., Testing a graphical program intended for a programmable hardware element.
  173. Pedersen,Bruce B, Versatile RAM for programmable logic device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로