$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Arbiter and arbitration process for a dynamic and flexible prioritization 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0040518 (1993-03-31)
발명자 / 주소
  • Chen Ray (Folsom CA) Rabe Jeffrey L. (Gold River CA)
출원인 / 주소
  • Intel Corporation (Santa Clara CA 02)
인용정보 피인용 횟수 : 75  인용 특허 : 0

초록

A programmable arbiter providing for dynamic configuration of prioritization schemes is implemented using a simple, but effective structure. One or more arbiter banks are structured in a cascading manner. Each arbiter bank receives a predetermined number of the set of bus requests to be arbitrated.

대표청구항

In a system comprising a plurality of devices coupled to a bus, a bus arbiter for determining priority for access to the bus based upon the receipt of at least one bus request issued by a device, said arbiter comprising: at least one arbiter bank, each bank comprising a plurality of bus request inpu

이 특허를 인용한 특허 (75)

  1. Scandurra, Alberto; Pisasale, Salvatore, Arbitration method and circuit architecture therefore.
  2. Chou, Jenya; Sun, Minliang, Arbitrator and its arbitration method.
  3. Bonella Randy M. ; Melo Maria L., Bus master arbitration circuitry having improved prioritization.
  4. Catherwood, Michael I.; Desai, Ashish, Data space arbiter.
  5. Danilak, Radoslav; Rao, Krishnaraj S., Disk controller for implementing efficient disk I/O for a computer system.
  6. Kelley, Richard Allen; Neal, Danny Marvin; Thurber, Steven Mark, Enhanced bus arbiter utilizing variable priority and fairness.
  7. Yen Chih-Chan,TWX, Expandable arbitration architecture for sharing system memory in a computer system.
  8. Dotson, Gary Dan, Group shifting and level shifting rotational arbiter system.
  9. Danilak, Radoslav; Rao, Krishnaraj S., Hardware support system for accelerated disk I/O.
  10. Danilak, Radoslav; Rao, Krishnaraj S., Hardware support system for accelerated disk I/O.
  11. Zhu,Jun, Hierarchical bus arbitration.
  12. White, Theodore C.; Jayabharathi, Dinesh, Integrated memory controller.
  13. White, Theodore C.; Jayabharathi, Dinesh, Integrated memory controller.
  14. White,Theodore C.; Jayabharathi,Dinesh, Integrated memory controller.
  15. White,Theodore C.; Jayabharathi,Dinesh, Integrated memory controller.
  16. Purdham, David M.; Byers, Larry L.; Artz, Andrew, Interrupt controller for prioritizing interrupt requests in an embedded disk controller.
  17. Purdham,David M.; Byers,Larry L.; Artz,Andrew, Interrupt controller for processing fast and regular interrupts.
  18. Danilak, Radoslav, Memory controller for non-sequentially prefetching data for a processor of a computer system.
  19. Danilak, Radoslav, Memory controller for sequentially prefetching data for a processor of a computer system.
  20. Singh, Vivek; Gill, Navdeep Singh; Herrmann, Stephan M.; Mittal, Sumit, Memory controller with interleaving and arbitration scheme.
  21. Ahmad, Sagheer; Reohr, Dick, Memory transaction ordering.
  22. Baek Seung-Gon (Seoul KRX), Method and apparatus for arbitrating among processors for access to a common bus.
  23. Sagi, Dalit, Method and apparatus for determining a next round robin element using a cascaded approach.
  24. Joseph Jeddeloh, Method and apparatus for efficient bus arbitration.
  25. Logsdon Brian D., Method and apparatus for overriding bus prioritization scheme.
  26. Spaur, Michael R.; Sandoval, Raymond A., Method and system for automatic time base adjustment for disk drive servo controllers.
  27. Spaur,Michael R.; Sandoval,Raymond A., Method and system for automatic time base adjustment for disk drive servo controllers.
  28. Spaur,Michael R.; Sandoval,Raymond A., Method and system for collecting servo field data from programmable devices in embedded disk controllers.
  29. Spaur,Michael R.; Sandoval,Raymond A., Method and system for collecting servo field data from programmable devices in embedded disk controllers.
  30. Danilak, Radoslav; Rao, Krishnaraj S., Method and system for dynamic buffering of disk I/O command chains.
  31. Byers,Larry L.; Ricci,Paul B.; Kriscunas,Joseph G.; Desubijana,Joseba M.; Robeck,Gary R.; Spaur,Michael R.; Purdham,David M., Method and system for embedded disk controllers.
  32. Spaur, Michael R.; Sandoval, Raymond A., Method and system for head position control in embedded disk drive controllers.
  33. Spaur,Michael R.; Sandoval,Raymond A., Method and system for head position control in embedded disk drive controllers.
  34. Spaur,Michael R.; Sandoval,Raymond A., Method and system for head position control in embedded disk drive controllers.
  35. Perozo, Angel G.; Dennin, William W., Method and system for processing frames in storage controllers.
  36. Perozo, Angel G.; Dennin, William W., Method and system for processing frames in storage controllers.
  37. Pinvidic, Daniel R.; Datwyler, Wayne C.; Hudiono, Hunardi, Method and system for read gate timing control for storage controllers.
  38. Pinvidic, Daniel R; Datwyler, Wayne C.; Hudiono, Hunardi, Method and system for read gate timing control for storage controllers.
  39. Spaur, Michael R.; Kim, Ihn, Method and system for supporting multiple external serial port devices using a serial port controller in embedded disk controllers.
  40. Spaur,Michael R.; Kim,Ihn, Method and system for supporting multiple external serial port devices using a serial port controller in embedded disk controllers.
  41. Byers, Larry L.; Desubijana, Joseba M.; Robeck, Gary R.; Dutton, Fredarico E., Method and system for using an external bus controller in embedded disk controllers.
  42. Byers,Larry L.; Desubijana,Joseba M.; Robeck,Gary R.; Dutton,Fredarico E., Method and system for using an external bus controller in embedded disk controllers.
  43. Mittal, Aditya, Method and system of reducing latencies associated with resource allocation by using multiple arbiters.
  44. Joseph Jeddeloh, Method of bus arbitration using requesting device bandwidth and priority ranking.
  45. Krantz, Leon A.; Campbell, Frank W., Methods and systems for arbitrating access to a disk controller buffer memory by allocating various amounts of times to different accessing units.
  46. Shenderovich, Georgiy, Multi-level and multi-resolution bus arbitration.
  47. Perozo, Angel G.; White, Theodore C.; Dennin, William W.; Cruz, Aurelio J., Power save module for storage controllers.
  48. Perozo,Angel G.; White,Theodore C.; Dennin,William W.; Cruz,Aurelio J., Power save module for storage controllers.
  49. Bulusu, Ravi P.; Ghosh, Subir K., Prefetch mechanism for bus master memory access.
  50. Gehman Judy M., Priority arbiter with shifting sequential priority scheme.
  51. Mittal, Aditya; Kanuri, Mrudula; Malladi, Venkata, Priority based bus arbiters avoiding deadlock and starvation on buses that support retrying of transactions.
  52. Barnaby Michael J. ; Mammen Abe, Priority encoding and decoding for memory architecture.
  53. Chae,Kwan yeob, Programmable fixed priority and round robin arbiter for providing high-speed arbitration and bus control method therein.
  54. Byers, Larry L.; Purdham, David M.; Spaur, Michael R., Servo controller interface module for embedded disk controllers.
  55. Jaramillo, Ken; Knudsen, Carl J., Smart retry system that reduces wasted bus transactions associated with master retries.
  56. Ken Jaramillo ; Carl J. Knudsen, Smart retry system that reduces wasted bus transactions associated with master retries.
  57. Matsumoto,Tatsuyasu; Kuwayama,Tatsuya, Status reporting apparatus and status reporting method.
  58. Krantz, Leon A.; Nguyen, Kha; North, Michael J., Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device.
  59. Krantz, Leon A.; Nguyen, Kha; North, Michael J., Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device.
  60. White,Theodore C.; Dennin,William W.; Perozo,Angel G., System and method for concatenating data.
  61. Jayabharathi, Dinesh, System and method for conducting BIST operations.
  62. Jayabharathi,Dinesh, System and method for conducting BIST operations.
  63. Nguyen, Kha; Wong, William C.; Jang, Mouluan; Wang, Jane X., System and method for controlling buffer memory overflow and underflow conditions in storage controllers.
  64. Toksvig, Michael; Lindholm, Erik, System and method for deadlock-free pipelining.
  65. Toksvig, Michael; Lindholm, Erik, System and method for deadlock-free pipelining.
  66. White,Theodore C.; Dennin,William W.; Perozo,Angel G., System and method for padding data blocks and/or removing padding from data blocks in storage controllers.
  67. Ricci,Paul B., System and method for performing parity checks in disk storage system.
  68. Ricci, Paul B., System and method for performing parity checks in disk storage systems.
  69. White, Theodore C.; Dennin, William W.; Perozo, Angel G., System and method for reading and writing data using storage controllers.
  70. White, Theodore C.; Dennin, William W.; Perozo, Angel G., System and method for transferring data in storage controllers.
  71. Nguyen, Huy T.; Krantz, Leon A.; Dennin, William W., System and method for transmitting data in storage controllers.
  72. Jayabharathi, Dinesh; Dennin, William W., System and method for using TAP controllers.
  73. Hady, Frank T.; Cabot, Mason B., System for dynamically configuring system logic device coupled to the microprocessor to optimize application performance by reading from selection table located in non-volatile memory.
  74. Iwata,Kazuya; Adachi,Tatsuya; Kasahara,Tetsushi; Nakamura,Seiji, System for suspending processing by a first electronic device on a data line to allow a second electronic device to use the data line, with subsequent resumption of the processing of the first electr.
  75. Revilla Juan Guillermo ; Sartorius Thomas Andrew ; Schaffer Mark Michael, Systems and methods for dynamically controlling a bus.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로