$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Digital parallel processor array for optimum path planning 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/00
  • G06F-015/20
출원번호 US-0042486 (1993-03-30)
발명자 / 주소
  • Kemeny Sabrina E. (La Crescenta CA) Fossum Eric R. (La Crescenta CA) Nixon Robert H. (Shadow Hills CA)
출원인 / 주소
  • The United States of America as represented by the Administrator of the National Aeronautics and Space Administration (Washington DC 06)
인용정보 피인용 횟수 : 109  인용 특허 : 0

초록

The invention computes the optimum path across a terrain or topology represented by an array of parallel processor cells interconnected between neighboring cells by links extending along different directions to the neighboring cells. Such an array is preferably implemented as a high-speed integrated

대표청구항

A path planning parallel processor, comprising: (A) a two dimensional array of processor cells, each of said processor cells comprising: (1) plural direction input means for receiving stimulus signals from neighboring processor cells along corresponding directions in said array, (2) direction memory

이 특허를 인용한 특허 (109)

  1. Kenyon, Matt; Payne-Rogers, Colin; Jones, Josh, Alertness prediction system and method.
  2. Ju, Da Young; Lee, Sangho, Apparatus and method for controlling driving device of self-driving vehicle.
  3. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  4. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  5. Kravec,Kerry A.; Saidi,Ali G.; Slyfield,Jan M.; Tannhof,Pascal R., Configurable bi-directional bus for communicating between autonomous units.
  6. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  7. Powell, G. Edward; Chen, Sheng; Indseth, Runar, Data formats and usage for massive point to point route calculation.
  8. Powell,G. Edward; Chen,Sheng; Indseth,Runar, Data formats and usage for massive point-to-point route calculation.
  9. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  10. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  11. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  12. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  13. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  14. Mouradian Gary C., Data processing method and system utilizing parallel processing.
  15. Vorbach, Martin, Data processing system.
  16. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  17. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  18. Fossum, Eric R.; Krymski, Alexander I.; Panicacci, Roger A.; Clark, Christopher, Digital exposure circuit for an image sensor.
  19. Fossum, Eric R.; Krymski, Alexander I.; Panicacci, Roger A.; Clark, Christopher, Digital exposure circuit for an image sensor.
  20. Fossum, Eric R.; Krymski, Alexander I.; Panicacci, Roger A.; Clark, Christopher, Digital exposure circuit for an image sensor.
  21. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
  22. Duncan Robert G., Efficient three-dimensional layout method for logic cell arrays.
  23. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  24. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  25. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  26. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  27. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  28. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  29. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  30. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  31. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  32. Schanz Michael,DEX ; Hosticka Bedrich,DEX ; Wertheimer Reiner,DEX ; Kisakurek Hakan,DEX, Image signal sensing process including altering charges of capacitances.
  33. Szczerba Robert Joseph, Incorporating aspect angle into route planners.
  34. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  35. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  36. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  37. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  38. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  39. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  40. Brehmer Kevin E. ; Erdogan Ozan E., Method and apparatus for a CMOS image sensor with a distributed amplifier.
  41. Wiedemann,Rudolf A., Method and apparatus for distributing light onto electronic image sensors.
  42. Brannon Harris, Method and apparatus for implementing efficient CMOS photo sensors.
  43. Brehmer,Kevin E.; Wiedemann,Rudolf A.; Erdogan,Ozan E., Method and architecture for an improved CMOS color image sensor.
  44. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  45. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  46. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  47. Vorbach, Martin, Method for debugging reconfigurable architectures.
  48. Vorbach, Martin, Method for debugging reconfigurable architectures.
  49. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  50. Vorbach,Martin, Method for debugging reconfigurable architectures.
  51. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  52. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  53. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  54. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  55. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
  56. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  57. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  58. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  59. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  60. Fossum, Eric R.; Krymski, Alexander I.; Panicacci, Roger A.; Clark, Christopher, Method of operating an image sensor having a digital exposure circuit.
  61. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  62. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  63. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  64. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  65. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  66. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  67. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  68. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  69. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  70. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
  71. Kaplan, Richard A.; Hemink, Douglas A.; Kenyon, Matt, Methods and apparatus for monitoring alertness of an individual utilizing a wearable device and providing notification.
  72. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  73. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  74. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  75. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  76. Vorbach, Martin, Methods and devices for treating and/or processing data.
  77. Fossum,Eric R., Methods of operating photodiode-type pixel and imager device.
  78. Westfall, Ron, Network topology having nodes interconnected by extended diagonal links.
  79. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  80. Fossum, Eric R., Photodiode-type pixel for global electronic shutter and reduced lag.
  81. Fossum,Eric R., Photodiode-type pixel for global electronic shutter and reduced lag.
  82. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  83. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  84. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  85. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  86. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  87. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  88. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  89. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  90. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  91. Galkowski Peggy J. ; Glickstein Ira S. ; Stiles Peter N. ; Szczerba Robert J., Real-time mission adaptable route planner.
  92. Vorbach, Martin, Reconfigurable elements.
  93. Vorbach, Martin, Reconfigurable elements.
  94. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  95. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  96. Vorbach, Martin, Reconfigurable sequencer structure.
  97. Vorbach, Martin, Reconfigurable sequencer structure.
  98. Vorbach, Martin, Reconfigurable sequencer structure.
  99. Vorbach, Martin, Reconfigurable sequencer structure.
  100. Vorbach,Martin, Reconfigurable sequencer structure.
  101. Vorbach, Martin; Bretz, Daniel, Router.
  102. Vorbach,Martin; Bretz,Daniel, Router.
  103. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
  104. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  105. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  106. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  107. Kaplan, Richard A.; Hemink, Douglas A.; Kenyon, Matt, Systems, methods, and apparatus for monitoring alertness of an individual utilizing a wearable device and providing notification.
  108. Uri, Kareev; Viks, Amihai; Mendelson, Assaf; Axelrod, Ramon, Techniques for path finding and terrain analysis.
  109. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로