$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Method and apparatus for controlling the output voltage provided by a charge pump circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-007/00
출원번호 US-0491792 (1996-06-19)
발명자 / 주소
  • Tedrow Kerry D. (Orangevale CA) Galindo Cesar (Stockton CA)
출원인 / 주소
  • Intel Corporation (Santa Clara CA 02)
인용정보 피인용 횟수 : 99  인용 특허 : 0

초록

An integrated circuit arrangement for providing operating voltages for a flash EEPROM memory array, which integrated circuit arrangement utilizes a plurality of charge pumps in a staggered output arrangement to generate a high voltage output while generating lower amounts of current from each indivi

대표청구항

A computer system comprising: (A) a central processor; (B) a memory coupled to the central processor, comprising: (1) an array of memory cells; (2) a charge pump circuit comprising: (a) an oscillator providing a plurality of staggered output signals in response to a control signal, wherein a level o

이 특허를 인용한 특허 (99) 인용/피인용 타임라인 분석

  1. Pan, Feng; Huynh, Jonathan; Wang, Sung-En; Lei, Bo, Amplitude modulation for pass gate to improve charge pump efficiency.
  2. Dadashev, Oleg; Betser, Yoram; Maayan, Eduardo, Apparatus and methods for multi-level sensing in a memory array.
  3. Hyde, John D.; Figueroa, Miguel E.; Humes, Todd E.; Diorio, Christopher J.; Hass, Terry D.; Lindhorst, Chad A., Apparatus for trimming high-resolution digital-to-analog converter.
  4. Seo,Sung Whan, Boosting voltage control circuit.
  5. Pan, Feng; Pham, Trung, Capacitive regulation of charge pumps without refresh operation interruption.
  6. Kim,Kwang Hyun; Yang,Sun Suk, Charge pump circuit.
  7. Henry, George C., Charge pump regulator with load current control.
  8. Henry, George C., Charge pump regulator with load current control.
  9. Annavajjhala, Ravi P.; Yuvienco, Mary Frances Therese B., Charge pump ripple reduction.
  10. Zeng, Raymond W.; Annavajjhala, Ravi P.; Yuvienco, Mary Frances Therese B., Charge pump ripple reduction.
  11. Cazzaniga, Marco; Liu, Tz-Yi, Charge pump system that dynamically selects number of active stages.
  12. Shor, Joseph; Sofer, Yair; Maayan, Eduardo, Charge pump with constant boosted output voltage.
  13. Kim,Kwang Hyun; Yang,Sun Suk, Charge pump with speed control.
  14. Kushnarenko, Alexander, Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same.
  15. Chevallier Christophe J. ; Lakhani Vinod C., Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit.
  16. Shappir, Assaf, Contact in planar NROM technology.
  17. Bloom, Ilan; Eitan, Boaz; Irani, Rustom, Dense non-volatile memory array and method of fabrication.
  18. Maayan, Eduardo, Device to program adjacent storage cells of different NROM cells.
  19. Irani, Rustom; Eitan, Boaz; Bloom, Ilan; Shappir, Assaf, Double density NROM with nitride strips (DDNS).
  20. Reddy, Gooty Sukumar; Kumar, Potnuru Venkata Pradeep; Yadala, Sridhar, Dynamic clock period modulation scheme for variable charge pump load currents.
  21. Huynh, Jonathan; Choi, Steve; Park, Jongmin, Dynamic load matching charge pump for reduced current consumption.
  22. Betser,Yoram; Maayan,Eduardo; Sofer,Yair, Dynamic matching of signal path and reference path for sensing.
  23. Sofer,Yair; Maayan,Eduardo; Betser,Yoram, Dynamic matching of signal path and reference path for sensing.
  24. Shor, Joseph S.; Polansky, Yan, Fast discharge for program and verification.
  25. Diorio, Christopher J.; Humes, Todd E., Floating-gate semiconductor structures.
  26. Diorio, Christopher J.; Humes, Todd E., Floating-gate semiconductor structures.
  27. Diorio,Christopher J.; Humes,Todd E., Floating-gate semiconductor structures.
  28. Bazargan Hassan K. ; Shokouhi Farshid, Frequency controlled system for positive voltage regulation.
  29. Wang, Bin, Graded junction high voltage semiconductor device.
  30. Wang,Bin, Graded-junction high-voltage MOSFET in standard logic CMOS.
  31. Reddy, Gooty Sukumar; Kumar, Potnuru Venkata Pradeep; Yadala, Sridhar, High voltage generation using low voltage devices.
  32. Kushnarenko,Alexander, High voltage low power driver.
  33. Wang, Bin; Colleran, William T.; Wang, Chih-Hsin, High-voltage LDMOSFET and applications therefor in standard CMOS.
  34. Manning, Troy, Intermediate boosted array voltage.
  35. Satish C. Saripella, Low noise switching regulator.
  36. Chou, Shao-Yu; Chih, Yue-Der; Chang, Hung-Wen, Low power charge pump regulating circuit.
  37. Shor,Joseph S.; Maayan,Eduardo; Betser,Yoram, MOS capacitor with reduced parasitic capacitance.
  38. Betser, Yoram; Kushnarenko, Alexander; Dadashev, Oleg, Measuring and controlling current consumption and output current of charge pumps.
  39. Polansky, Yan; Lavan, Avi, Memory array programming circuit and a method for using the circuit.
  40. Javanifard Jahanshir J. (Sacramento CA) Meister Kimberley D. (Folsom CA), Method and apparatus for detecting and selecting voltage supplies for flash memory.
  41. Dadashev,Oleg, Method and apparatus for measuring charge pump output current.
  42. Ganesan, Ramkarthik; Jungroth, Owen W., Method and apparatus for reducing stress across capacitors used in integrated circuits.
  43. Shor, Joseph S.; Harush, Avri; Eisen, Shai, Method and circuit for operating a memory cell using a single charge pump.
  44. Betser,Yoram; Sofer,Yair; Maayan,Eduardo, Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cells.
  45. Maayan, Eduardo; Eitan, Boaz; Lann, Ameet, Method for programming a reference cell.
  46. Maayan,Eduardo; Eliyahu,Ron; Lann,Ameet; Eitan,Boaz, Method for programming a reference cell.
  47. Lusky, Eli; Eitan, Boaz, Method of erasing non-volatile memory cells.
  48. Eitan, Boaz; Shainsky, Natalie, Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection.
  49. Shappir, Assaf; Bloom, Ilan; Eitan, Boaz, Method, circuit and system for erasing one or more non-volatile memory cells.
  50. Shappir,Assaf; Eisen,Shai, Method, circuit and systems for erasing one or more non-volatile memory cells.
  51. Cohen, Guy; Polansky, Yan, Method, system and circuit for programming a non-volatile memory array.
  52. Cohen,Guy, Method, system, and circuit for operating a non-volatile memory array.
  53. Shappir,Assaf; Avni,Dror; Eitan,Boaz, Method, system, and circuit for operating a non-volatile memory array.
  54. Ishikawa,Eiichi; Saito,Yasuyuki; Sato,Masanao; Yada,Naoki; Matsubara,Kiyoshi, Microcomputer and microprocessor having flash memory operable from single external power supply.
  55. Ishikawa,Eiichi; Saito,Yasuyuki; Sato,Masanao; Yada,Naoki; Matsubara,Kiyoshi, Microcomputer and microprocessor having flash memory operable from single external power supply.
  56. Bendik Kleveland, Multi-stage charge pump.
  57. Henry, George C., Multiple output charge pump.
  58. Henry, George C., Multiple output charge pump.
  59. Eitan, Boaz; Shainsky, Natalie, NROM non-volatile memory and mode of operation.
  60. Wang,Bin, Native high-voltage n-channel LDMOSFET in standard logic CMOS.
  61. Eitan,Boaz, Non-volatile memory cell and non-volatile memory devices.
  62. Lusky, Eli; Shappir, Assaf; Irani, Rustom; Eitan, Boaz, Non-volatile memory structure and method of fabrication.
  63. Lusky,Eli; Eitan,Boaz; Cohen,Guy; Maayan,Eduardo, Operating array cells with matched reference cells.
  64. Shor, Joseph S., Operational amplifier with fast rise time.
  65. Shappir,Assaf; Eisen,Shai, Partial erase verify.
  66. Nakai, Jun; Takeyama, Yoshikazu, Power supply circuit and semiconductor memory.
  67. Nakai, Jun; Takeyama, Yoshikazu, Power supply circuit and semiconductor memory.
  68. Banba Hironori,JPX ; Atsumi Shigeru,JPX, Power supply circuit and semiconductor memory device having the same.
  69. Hironori Banba JP; Shigeru Atsumi JP, Power supply circuit and semiconductor memory device having the same.
  70. Hironori Banba JP; Shigeru Atsumi JP, Power supply circuit and semiconductor memory device having the same.
  71. Shor,Joseph S.; Betser,Yoram; Sofer,Yair, Power-up and BGREF circuitry.
  72. Annavajjhala, Ravi P., Protection circuit.
  73. Lusky,Eli; Bloom,Ilan; Shappir,Assaf; Eitan,Boaz, Protection of NROM devices from charge damage.
  74. Jin Seung Eon,KRX, Pumping circuit with amplitude limited to prevent an over pumping for semiconductor device.
  75. Hung Chun-Hsiung,TWX ; Liu Yin-Shang,TWX ; Yang Hao-Hsiung,TWX, Regulated negative voltage supply circuit for floating gate memory devices.
  76. Chun-Hsiung Hung TW; Tien-Ler Lin ; Kota Soejima JP; Satoshi Matsubara JP, Regulated reference voltage circuit for flash memory device and other integrated circuit applications.
  77. Sofer,Yair; Elyada,Ori; Betser,Yoram, Replenishment for internal voltage.
  78. Javanifard Jahanshir J. ; Taub Mase J., Scaleable charge pump for use with a low voltage power supply.
  79. Eitan, Boaz, Secondary injection for NROM.
  80. Reddy, Gooty Sukumar; Yadala, Sridhar, Selective body bias for charge pump transfer switches.
  81. Nakano, Takeshi; Ogawa, Mikio, Semiconductor device for short-circuiting output terminals of two or more voltage generator circuits at read time and control method for the same.
  82. Jang,Chae Kyu, Semiconductor device with multipurpose pad.
  83. Henry, George C., Single mode buck/boost regulating charge pump.
  84. Hari M. Rao, Split clock buffers for a negative charge pump.
  85. Shor, Joseph S.; Maayan, Eduardo, Stack element circuit.
  86. Azrai,Firas; Yates,Michael; Nelms,David, Switched-capacitor power supply system and method.
  87. Kushnarenko, Alexander; Nitzan, Ifat, System and method for regulating loading on an integrated circuit power supply.
  88. Azrai,Firas; Yates,Michael; Nelms,David, Trench capacitor power supply system and method.
  89. Diorio,Christopher J.; Humes,Todd E.; Oliver,Ronald A.; Colleran,William T.; Cooper,Scott A., Use of analog-valued floating-gate transistors for parallel and serial signal processing.
  90. Diorio,Christopher J.; Humes,Todd E.; Thomas,Michael, Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined circuits.
  91. Lee, Jeong Woo, VPP voltage generator for generating stable VPP voltage.
  92. Lee,Jeong Woo, VPP voltage generator for generating stable VPP voltage.
  93. Javanifard Jahanshir J. ; Tedrow Kerry D. ; Lin Jin-Lien ; Evertt Jeffrey J. ; Atwood Gregory E., Variable stage charge pump.
  94. Javanifard Jahanshir J. ; Tedrow Kerry D. ; Lin Jin-Lien ; Evertt Jeffrey J. ; Atwood Gregory E., Variable stage charge pump.
  95. Choi, Hee-cheol, Voltage boost circuits using multi-phase clock signals.
  96. Lee Chul-Kyu,KRX, Voltage boosting circuits having over-voltage protection circuits therein.
  97. Camacho Stephen ; Walker Robert ; Lao Tim, Voltage pump for integrated circuit and operating method thereof.
  98. Joseph Shor IL; Yair Sofer IL; Eduardo Maayan IL, Voltage regulator for non-volatile memory with large power supply rejection ration and minimal current drain.
  99. Diorio Christopher J. ; Mead Carver A., pMOS EEPROM non-volatile data storage.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로