[특허]Transfer processor with transparency

Transfer processor with transparency 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-013/00
출원번호	US-0208413 (1994-03-08)
발명자 / 주소	Guttag Karl M. (Sugar Land TX) Read Christopher J. (Houston TX) Poland Sydney W. (Katy TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX)
출원인 / 주소	Texas Instruments Incorporated (Dallas TX 02)
인용정보	피인용 횟수 : 55 인용 특허 : 0

초록 ▼

Data processor with a transparency detection data transfer controller. Transparency register stores transparency data. Source address controller calculates source addresses for recall of data to be transferred. A comparator compares recalled data to stored transparency data and indicates whether data to be transferred is to be written to memory. Destination address controller writes data to be transferred into memory at calculated destination addresses if the comparator indicates data to be transferred is to be written to memory. The recalled data is stored in a source register for comparison. In the preferred embodiment data is not written into memory if it matches the transparency data. The transparency register may store a multiple of the minimum amount of data to be transferred. The data to be transferred is organized into data words having a selected size. This selected size is an integral multiple of a minimum amount of data to be transferred. The comparator includes plural data comparators, where each data comparator compares the minimum amount of data to be transferred with a corresponding part of the transparency data. A multiplexer receives these comparison signals and an indication of the selected data size. The multiplexer provides indications of whether the data to be transferred is to be written to memory equal to the number of times the data words of the selected size fit within the transparency register. The selected data size may be a byte, a halfword, a word (32 bits) and a double word and the transparency register stores 64 bits.

대표청구항 ▼

A data processor comprising: a memory having plurality of storage locations; a transparency register storing transparency data, said transparency register storing an integral multiple of a minimum amount of data to be transferred, said transparency data being repeated within transparency register said integral multiple number of times; a source address controller coupled to said memory, said source address controller calculating source addresses and recalling data to be transferred from said memory at storage locations corresponding to said source addresses; a comparator coupled to said transparency register and said source address controller, said comparator comparing said data to be transferred with said transparency data stored in said transparency register and indicating whether said data to be transferred is to be written to said memory, said comparator comparing a block of said data to be transferred equal in size to said transparency register to said transparency data stored in said transparency register in units of said minimum amount of data to be transferred and providing a plurality of indications whether data is to be written to said memory, one indication for each unit of said minimum amount of data to be transferred; and a destination address controller coupled to said comparator calculating destination addresses, said destination address controller writing data to be transferred into said memory at storage locations corresponding to said destination addresses if said comparator indicates said data to be transferred is to be written to said memory and not writing any data into said memory at storage locations corresponding to said destination addresses if said comparator does not indicate said data to be transferred is to be written to said memory.

이 특허를 인용한 특허 (55)

Mahan, Justin Michael; Hutchins, Edward A.; Toksvig, Michael J. M., Address independent shader program loading.
상세보기
Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael, Asymmetric heterogeneous multi-threaded operating system.
상세보기
Minor, Barry L; Nutter, Mark Richard; To, VanDung Dang, Balancing computational load across a plurality of processors.
상세보기
Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang, Balancing computational load across a plurality of processors.
상세보기
Larson Michael Kerry ; McDonald Timothy James, Circuits systems and methods for managing data requests between memory subsystems operating in response to multiple address formats.
상세보기
Karandikar, Ashish; Agarwal, Pooja, Configurable SIMD engine with high, low and mixed precision modes.
상세보기
Karandikar, Ashish; Gadre, Shirish; Gruner, Frederick R.; Sijstermans, Franciscus W., Context switching on a video processor having a scalar execution unit and a vector execution unit.
상세보기
Brokenshire, Daniel Alan; Hofstee, Harm Peter; Minor, Barry L; Nutter, Mark Richard, Dynamically partitioning processing across a plurality of heterogeneous processors.
상세보기
Brokenshire,Daniel Alan; Hofstee,Harm Peter; Minor,Barry L; Nutter,Mark Richard, Dynamically partitioning processing across plurality of heterogeneous processors.
상세보기
Yabumoto Masahiro,JPX, Emulator with function for detecting illegal access to special function register.
상세보기
Da Silva, Manoel Henrique, Enhancements introduced in a portable moisture meter device for remote use.
상세보기
Dye Thomas Anthony (Austin TX), Graphics accelerator with dual memory controllers.
상세보기
Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Xenidis, James, Grouping processors and assigning shared memory space to a group in a heterogeneous computer environment.
상세보기
Crow, Franklin C.; Sewall, Jeffrey R., Interrupt handling techniques in the rasterizer of a GPU.
상세보기
Crow, Franklin C.; Sewall, Jeffrey R., Interrupt handling techniques in the rasterizer of a GPU.
상세보기
Karandikar, Ashish; Gadre, Shirish; Lew, Stephen D., Latency tolerant system for executing video processing operations.
상세보기
Aguilar, Jr., Maximino; Chow, Alex Chunghen; Day, Michael Norman; Gowen, Michael Stan; Nutter, Mark Richard; Xenidis, James, Loading software on a plurality of processors.
상세보기
Aguilar, Jr.,Maximino; Chow,Alex Chunghen; Day,Michael Norman; Gowen,Michael Stan; Nutter,Mark Richard; Xenidis,James, Loading software on a plurality of processors.
상세보기
Bradley L. Taylor, Local memory unit system with global access for use on reconfigurable chips.
상세보기
Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael, Managing a plurality of processors as devices.
상세보기
Wentka Mark J. ; Sher Richard A., Memory interface device.
상세보기
Danskin, John M.; Tamasi, Anthony Michael, Method and system for implementing fragment operation processing across a graphics bus interconnect.
상세보기
Bowen, Andrew D., Method and system for non stalling pipeline instruction fetching from memory.
상세보기
Karandikar, Ashish; Gadre, Shirish; Salek, Amir H., Methods and systems for command acceleration in a video processor via translation of scalar instructions into vector instructions.
상세보기
Lew, Stephen D.; Karandikar, Ashish; Gadre, Shirish; Sijstermans, Franciscus W., Multi context execution on a video processor.
상세보기
Karandikar, Ashish; Gadre, Shirish; Lew, Stephen D.; Cheng, Christopher T., Multidimensional datapath processing in a video processor.
상세보기
Garg, Atul; Sharma, Anil, Multistandard hardware video encoder.
상세보기
Kanuri, Mrudula, Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory.
상세보기
Karandikar, Ashish; Gadre, Shirish; Sijstermans, Franciscus W.; Su, Zhiqiang Jonathan, Pipelined L2 cache for memory transfers for a video processor.
상세보기
Vamanan, Balajee; Methar, Tukaram; Kanuri, Mrudula; Krishnan, Sreenivas, Processing of read requests in a memory controller using pre-fetch mechanism.
상세보기
Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael, Processor dedicated code handling in a multi-processor environment.
상세보기
Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael, Processor dedicated code handling in a multi-processor environment.
상세보기
Mahan, Justin Michael; Hutchins, Edward A.; Kubalska, Ewa M.; Battle, James T., Program sequencer for generating indeterminant length shader programs for a graphics processor.
상세보기
Lew, Stephen D.; Gadre, Shirish; Karandikar, Ashish; Sijstermans, Franciscus W., Programmable DMA engine for implementing memory transfers and video processing for a video processor.
상세보기
Venkatrao,Balakrishna, Reducing resource consumption by ineffective write operations.
상세보기
Venkatrao,Balakrishna, Reducing resource consumption by ineffective write operations in a shared memory system.
상세보기
Moriwaki, Shohei; Azekawa, Yoshifumi; Chiba, Osamu; Shimakawa, Kazuhiro, Rendering processing apparatus requiring less storage capacity for memory and method therefor.
상세보기
Garg, Atul; Venkatapuram, Prahlad, Rewind-enabled hardware encoder.
상세보기
Mahan, Justin Michael; Hutchins, Edward A., Shader program instruction fetch.
상세보기
Mahan, Justin Michael; Hutchins, Edward A., Software assisted shader merging.
상세보기
Su, Zhiqiang Jonathan; Karandikar, Ashish, State machine control for a pipelined L2 cache to implement memory transfers for a video processor.
상세보기
Gadre, Shirish; Karandikar, Ashish; Lew, Stephen D., Stream processing in a video processor.
상세보기
Park Heon-Chul,KRX, System and method for efficient packing data into an output buffer.
상세보기
Aguilar, Jr.,Maximino; Day,Michael Norman; Nutter,Mark Richard; Xenidis,James, System and method for grouping processors and assigning shared memory space to a group in heterogeneous computer environment.
상세보기
Aguilar, Jr.,Maximino; Nutter,Mark Richard; Stafford,James Michael, System and method for processor thread acting as a system service processor.
상세보기
Aguilar, Jr.,Maximino; Manning,Sidney James; Nutter,Mark Richard; Stafford,James Michael, System and method for processor thread for software debugging.
상세보기
Gilbertson Roger Lee, System and method for programmably controlling data transfer request rates between data sources and destinations in a data processing system.
상세보기
Aguilar, Jr.,Maximino; Craft,David; Day,Michael Norman; Hatakeyama,Akiyuki; Hofstee,Harm Peter; Suzuoki,Masakazu, System and method for selecting and using a signal processor in a multiprocessor system to operate as a security for encryption/decryption of data.
상세보기
Nutter,Mark Richard; To,VanDung Dang, System and method for solving a large system of dense linear equations.
상세보기
Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang, Task queue management of virtual devices using a plurality of processors.
상세보기
Michael Joseph Azevedo ; Roger Gregory Hathorn ; Andrew Dale Walls, Transfer progress alert module.
상세보기
Luu, Viet-Tam; Pflughaupt, Russell, Validating a graphics pipeline using pre-determined schedules.
상세보기
Gadre, Shirish; Karandikar, Ashish; Lew, Stephen D.; Cheng, Christopher T., Video processor having scalar and vector components.
상세보기
Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard, Virtual devices using a pluarlity of processors.
상세보기
Brokenshire, Daniel Alan; Day, Michael Norman; Minor, Barry L; Nutter, Mark Richard, Virtual devices using a plurality of processors.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Transfer processor with transparency 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (55)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Transfer processor with transparency 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (55)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트