$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for fabricating semiconductor device with interconnections buried in trenches 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/283
  • H01L-021/311
출원번호 US-0635230 (1996-04-12)
우선권정보 JP-0111053 (1995-04-13)
발명자 / 주소
  • Mikagi Kaoru (Tokyo JPX)
출원인 / 주소
  • NEC Corporation (Tokyo JPX 03)
인용정보 피인용 횟수 : 104  인용 특허 : 7

초록

A silicon oxide film is formed on a silicon substrate with a diffusion layer, and a contact hole is formed in the silicon oxide film. A protective film made of an oxide film and a nitride film is formed over the whole surface of the substrate, and the contact hole is buried with a BPSG film. Another

대표청구항

A method for fabricating a semiconductor device comprising the steps of: a) forming a first insulating film covering one of a diffusion layer formed in a surface region of a semiconductor substrate and a lower level interconnection layer formed over the semiconductor substrate; b) forming an opening

이 특허에 인용된 특허 (7)

  1. Mele Thomas C. (Austin TX) Paulson Wayne M. (Austin TX) Baker Frank K. (Austin TX) Woo Michael P. (Austin TX), Method for forming a multi-layer semiconductor device using selective planarization.
  2. Havemann Robert H. (Garland TX), Method of fabricating a self-aligned contact using organic dielectric materials.
  3. Sugimoto Shigeki (Yokohama JPX) Okumura Katsuya (Yokohama JPX), Method of forming contact windows in semiconductor devices.
  4. Aoyama Masaharu (Fujisawa JPX) Abe Masahiro (Yokohama JPX), Method of forming trench buried wiring for semiconductor device.
  5. Hills Graham W. (Los Gatos CA) Huttemann Robert D. (Lower Macungie Township ; Lehigh County PA) Olasupo Kolawole R. (Kutztown PA), Method of making integrated circuits having a planarized dielectric.
  6. Cooper Kent J. (Austin TX) Woo Michael P. (Austin TX) Ray Wayne J. (Austin TX), Process for forming a contact structure.
  7. Woo Michael P. (Austin TX) Mele Thomas C. (Austin TX) Ray Wayne J. (Austin TX) Paulson Wayne M. (Austin TX), Process for forming a self-aligned contact structure.

이 특허를 인용한 특허 (104)

  1. Shim Se-jin,KRX ; Jin You-chan,KRX ; Nam Seung-hee,KRX, Annealing methods of doping electrode surfaces using dopant gases.
  2. Bhowmik Siddhartha ; Chittipeddi Sailesh ; Merchant Sailesh Mansinh, Barrier for copper metallization.
  3. Siddhartha Bhowmik ; Sailesh Chittipeddi ; Sailesh Mansinh Merchant, Barrier for copper metallization.
  4. Lee William Wei-Yen, Borderless contacts for dual-damascene interconnect process.
  5. Kim Young-sun,KRX ; Park Young-wook,KRX, Calibrated methods of forming hemispherical grained silicon layers.
  6. Young-sun Kim KR; Young-wook Park KR, Capacitor fabricating method of semiconductor device.
  7. Hussein,Makarem A., Continuous metal interconnects.
  8. McTeer Allen, Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with c.
  9. McTeer Allen, Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with copper.
  10. Roy Sudipto Ranendra,SGX, Copper interconnect patterning.
  11. Farrar, Paul A., Copper metallurgy in integrated circuits.
  12. Lamb, III, James E.; Shao, Xie, Crosslinkable fill compositions for uniformly protecting via and contact holes.
  13. Rhodes,Howard E., Damascene processes for forming conductive structures.
  14. Lou Chine-Gie,TWX ; Chen Hsueh-Chung,TWX, Dual damascene CMP process with BPSG reflowed contact hole.
  15. Chen Liang-Yuh ; Tao Rong ; Guo Ted ; Mosely Roderick Craig, Dual damascene metallization.
  16. Chen Liang-Yuh ; Tao Rong ; Guo Ted ; Mosely Roderick Craig, Dual damascene metallization.
  17. Kang Man-sug,KRX ; Shin Hyun-bo,KRX ; Ahn Seung-joon,KRX ; Ahn Byung-chul,KRX, Dual source gas methods for forming integrated circuit capacitor electrodes.
  18. Bin Zhao ; Liming Tsau, Dual-damascene interconnect structures and methods of fabricating same.
  19. Rodgers T. J. ; Geha Sam ; Petti Chris ; Yen Ting-Pwu, Edge metal for interconnect layers.
  20. Filippi, Ronald G.; Fitzsimmons, John A.; Kolvenbach, Kevin; Wang, Ping-Chuan, Electromigration immune through-substrate vias.
  21. Farrar,Paul A., Electronic apparatus having a core conductive structure within an insulating layer.
  22. Anantha R. Sethuraman ; William W. C. Koutny, Jr., Employing an acidic liquid and an abrasive surface to polish a semiconductor topography.
  23. Sethuraman Anantha R. ; Koutny ; Jr. William W. C., Employing an acidic liquid and an abrasive surface to polish a semiconductor topography.
  24. Koutny ; Jr. William W. C., Employing deionized water and an abrasive surface to polish a semiconductor topography.
  25. James E. Lamb, III ; Xie Shao, Fill material for dual damascene processes.
  26. Lamb, III,James E.; Shao,Xie, Fill material for dual damascene processes.
  27. Hilliger,Andreas; Gernhardt,Stefan; Wellhausen,Uwe; Hornik,Karl, Formation of a contact in a device, and the device including the contact.
  28. Farrar, Paul A., Forming submicron integrated-circuit wiring from gold, silver, copper, and other metals.
  29. Farrar,Paul A., Hplasma treatment.
  30. Farrar, Paul A., Integrated circuit and seed layers.
  31. Farrar,Paul A., Integrated circuit and seed layers.
  32. Farrar,Paul A., Integrated circuit and seed layers.
  33. Harvey Ian, Integrated circuit device interconnection techniques.
  34. Wright Peter J., Low resistance gate electrodes.
  35. Cheng, Chuan-cheng; Lakshminarayanan, Sethuraman; Wright, Peter J.; Ying, Hong, Low resistance metal interconnect lines and a process for fabricating them.
  36. Uchibori, Chihiro, Metal interconnection, semiconductor device, method for forming metal interconnection and method for fabricating semiconductor device.
  37. Sethuraman Anantha R. ; Koutny ; Jr. William W. C., Method for cleaning a surface of a dielectric material.
  38. Janice H. Nickel ; Thomas C. Anthony, Method for fabricating cladding layer in top conductor.
  39. Ramkumar, Krishnaswamy; Kallingal, Chidambaram G.; Madhavan, Sriram, Method for forming an integrated circuit device.
  40. Kang Man-sug,KRX ; Ahn Seung-joon,KRX, Method for forming integrated circuit capacitors including dual layer electrodes.
  41. Jae Kap Kim KR, Method for forming memory cell of semiconductor memory device.
  42. Ahn,Kie Y.; Forbes,Leonard, Method for making integrated circuits.
  43. Chan Lap ; Ng Hou Tee,SGX, Method for planarized interconnect vias using electroless plating and CMP.
  44. Lin, Jing-Cheng; Shue, Shau-Lin, Method for selectively depositing diffusion barriers.
  45. Fei Wang ; Lynne A. Okada ; Ramkumar Subramanian ; Calvin T. Gabriel, Method of fabricating a slot dual damascene structure without middle stop layer.
  46. Hong Qi-Zhong ; Jeng Shin-Puu ; Hsu Wei-Yung, Method of forming diffusion barriers encapsulating copper.
  47. Wright Peter J., Method of forming low resistance gate electrodes.
  48. Gilboa, Yitzhak; Koutny, Jr., William W. C.; Hedayati, Steven; Ramkumar, Krishnaswamy, Method of making a planarized semiconductor structure.
  49. Pellerin John G. ; Werner Thomas,DEX, Method of making dual damascene conductive interconnections and integrated circuit device comprising same.
  50. Merchant Sailesh M. ; Misra Sudhanshu ; Roy Pradip K., Method of passivating copper interconnects in a semiconductor.
  51. Gupta Subhash,SGX ; Ho Kwok Keung Paul,SGX ; Zhou Mei-Sheng,SGX ; Chool Simon,SGX, Method to avoid copper contamination on the sidewall of a via or a dual damascene structure.
  52. Li Jianxun,SGX ; Chooi Simon,SGX ; Zhou Mei-Sheng,SGX, Method to form copper damascene interconnects using a reverse barrier metal scheme to eliminate copper diffusion.
  53. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  54. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  55. Ahn,Kie Y.; Forbes,Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  56. Rhodes, Howard E., Methods for fabricating and forming semiconductor device structures including damascene structures.
  57. Kim Young-sun,KRX ; Park Young-wook,KRX, Methods for forming capacitor structures including etching pits.
  58. Lee Kyu-Hyun,KRX, Methods for forming electrodes including sacrificial layers.
  59. Lee, Jong-myeong; Lee, Hyeon-deok; Park, In-sun; Lee, Ju-bum, Methods for forming metal interconnections for semiconductor devices having multiple metal depositions.
  60. Ahn,Kie Y.; Forbes,Leonard, Methods for making copper and other metal interconnections in integrated circuits.
  61. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  62. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  63. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  64. Jeong Gi-Tae,KRX, Methods of fabricating conductive lines in integrated circuits using insulating sidewall spacers and conductive lines so fabricated.
  65. Nam Seung-hee,KRX ; Kim Young-sun,KRX ; Park Young-wook,KRX, Methods of fabricating microelectronic electrode structures using hemispherical grained (HSG) silicon.
  66. Kim Young-sun,KRX ; Shim Se-jin,KRX ; Yoo Cha-young,KRX ; Park Young-wook,KRX, Methods of forming capacitors including electrodes with hemispherical grained silicon layers on sidewalls thereof and related structures.
  67. Yoo Bong-Young,KRX ; Choi Si-Young,KRX, Methods of forming electrical interconnects on semiconductor substrates.
  68. Gil-heyun Choi KR; Eung-joon Lee KR; Byeong-jun Kim KR, Methods of forming filled interconnections in microelectronic devices.
  69. Shim Se-jin,KRX ; Kim Young-sun,KRX ; Yoo Cha-young,KRX ; Park Young-wook,KRX, Methods of forming hemispherical grained silicon (HSG-Si) capacitor structures including protective layers.
  70. Han Chan-hee,KRX ; Yang Chang-jip,KRX ; Park Young-kyou,KRX ; Kim Jae-wook,KRX, Methods of forming hemispherical grained silicon electrodes including multiple temperature steps.
  71. Shin Hyun-bo,KRX ; Kim Jong-young,KRX, Methods of forming hemispherical grained silicon layers including anti-nucleation gases.
  72. Kang Seong-hun,KRX ; Koh Young-lark,KRX ; Lee Jung-kyu,KRX, Methods of forming nitride dielectric layers having reduced exposure to oxygen.
  73. Ahn,Kie Y.; Forbes,Leonard; Eldridge,Jerome M., Multilevel copper interconnect with double passivation.
  74. Ahn,Kie Y.; Forbes,Leonard, Multilevel copper interconnects with low-k dielectrics and air gaps.
  75. Ahn,Kie Y.; Forbes,Leonard, Multilevel copper interconnects with low-k dielectrics and air gaps.
  76. Liu Chung-Shi,TWX ; Shue Shau-Lin,TWX ; Jang Syun-Ming,TWX ; Yu Chen-Hua,TWX, Passivation method of post copper dry etching.
  77. Sethuraman Anantha R. ; Seams Christopher A., Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect.
  78. Sethuraman, Anantha R.; Seams, Christopher A., Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect.
  79. Koutny, Jr., William W. C.; Sethuraman, Anantha R.; Seams, Christopher A., Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures.
  80. Koutny ; Jr. William W. C. ; Kallingal Chidambaram G. ; Ramkumar Krishnaswamy, Planarizing a trench dielectric having an upper surface within a trench spaced below an adjacent polish stop surface.
  81. Kim Young-sun,KRX ; Lee Sang-hyeop,KRX ; Lee Seung-hwan,KRX ; Park Young-wook,KRX ; Takagi Mikio,KRX, Plasma enhanced chemical vapor deposition methods of forming hemispherical grained silicon layers.
  82. Polavarapu, Murty S., Process for removing a silicon-containing material through use of a byproduct generated during formation of a diffusion barrier layer.
  83. Kordic, Srdjan; Torres, Joaquin; Motte, Pascale; Descouts, Brigitte, Process of fabricating an integrated circuit.
  84. Hussein Makarem A., Process to manufacture continuous metal interconnects.
  85. Roy Sudipto Ranendra,SGX, Sacrificial stop layer and endpoint for metal CMP.
  86. Ahn,Kie Y.; Forbes,Leonard, Selective electroless-plated copper metallization.
  87. Ahn,Kie Y.; Forbes,Leonard, Selective electroless-plated copper metallization.
  88. Jang Syun-Ming,TWX, Selective electroplating of copper for damascene process.
  89. Xi-Wei Lin, Self-aligned etch-stop layer formation for semiconductor devices.
  90. Kim, Si Bum, Semiconductor device having a metal insulator metal capacitor.
  91. Rhodes, Howard E., Semiconductor device structures including damascene trenches with conductive structures and related method.
  92. Rhodes, Howard E., Semiconductor devices including damascene trenches with conductive structures.
  93. Givens, John H., Semiconductor processing methods of forming integrated circuitry.
  94. Givens John H., Semiconductor processing methods of forming integrated circuitry and integrated circuitry constructions.
  95. Koutny, Jr., William W. C., Semiconductor topography with a fill material arranged within a plurality of valleys associated with the surface roughness of the metal layer.
  96. Wang, Fei; Okada, Lynne A.; Subramanian, Ramkumar; Gabriel, Calvin T., Slot via filled dual damascene interconnect structure without middle etch stop layer.
  97. Farrar, Paul A., Structures and methods to enhance copper metallization.
  98. Farrar, Paul A., Structures and methods to enhance copper metallization.
  99. Farrar, Paul A., Structures and methods to enhance copper metallization.
  100. Farrar,Paul A., Structures and methods to enhance copper metallization.
  101. Farrar,Paul A., Structures and methods to enhance copper metallization.
  102. Sethuraman Anantha R. ; Koutny ; Jr. William W. C., System for cleaning a surface of a dielectric material.
  103. Sergey Lopatin ; Steven C. Avanzino ; Qi Xiang ; Matthew Buynoski, Tantalum anodization for in-laid copper metallization capacitor.
  104. Kim Young-sun,KRX ; Shim Se-jin,KRX, Variable temperature methods of forming hemispherical grained silicon (HSG-Si) layers.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로