$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Scalable architecture for asynchronous transfer mode segmentation and reassembly 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04L-012/28
  • H04L-012/56
출원번호 US-0522432 (1995-08-31)
발명자 / 주소
  • Christensen Soeren S. (Santa Clara CA)
출원인 / 주소
  • Sun Microsystems, Inc. (Mountain View CA 02)
인용정보 피인용 횟수 : 54  인용 특허 : 6

초록

A scalable, asynchronous transfer mode (“ATM”) interface for generating an ATM cell comprising an addressing element, a memory element and a cell generating element. The addressing element is used to initiate generation of the ATM cell by transmitting one or more memory addresses to the memory eleme

대표청구항

A scalable, asynchronous transfer mode (“ATM”) interface, comprising: an addressing element including a scheduler configured to initiate generation of an ATM cell, and an address generator coupled to said scheduler, said address generator is configured to receive at least one channel number from sai

이 특허에 인용된 특허 (6) 인용/피인용 타임라인 분석

  1. Nishino Tetsuo (Kawasaki JPX) Eda Susumu (Kawasaki JPX) Hyodo Ryuji (Kawasaki JPX) Oomuro Katsumi (Kawasaki JPX) Sekihata Osamu (Kawasaki JPX) Tanaka Kenji (Kawasaki JPX) Hatta Hiroyuki (Kawasaki JPX, ATM cell assembling and disassembling system and method.
  2. Yamashita Hiroshi (Tokyo JPX), ATM cell format conversion system.
  3. Ohno Koichi (Yokohama JPX) Tachibana Tetsuo (Kawasaki JPX), Apparatus for controlling ATM cell generation rate.
  4. Punj Vikram (Naperville IL), Channel adapter for broadband communications at channel speeds.
  5. Hedlund Kurt A. (Chicago IL), Hardware interface to a high-speed multiplexed link.
  6. Traw Brendan S. (Bridgewater MA) Smith Jonathan M. (Metuchen NJ), High-performance host interface for ATM networks.

이 특허를 인용한 특허 (54) 인용/피인용 타임라인 분석

  1. Daniel Thomas ; Nattkemper Dieter ; Varma Subir, ATM communication system interconnect/termination unit.
  2. Daniel Thomas ; Nattkemper Dieter ; Varma Subir, ATM communication system interconnect/termination unit.
  3. Daniel, Thomas; Nattkemper, Dieter; Varma, Subir, ATM communication system interconnect/termination unit.
  4. Norton Kenneth ; Rumer Mark, ATM switch with integrated system bus.
  5. Song Doug-Young,KRX, ATM switching system supporting N-ISDN traffic and method for controlling the same.
  6. Cao, Carl F.; Liu, Yajun; Wijayanathan, Maiyuran, Apparatus and method for channel assignment of packet flows.
  7. Thomas Robert E. ; Roman Peter J. ; Cheung Wing, Apparatus and method for performing look-ahead scheduling of DMA transfers of data from a host memory to a transmit bu.
  8. Jeffrey R. Gemar, Apparatus and method for proving multiple and simultaneous quality of service connects in a tunnel mode.
  9. Jeffrey R. Gemar ; Warner B. Andrews, Jr., Apparatus and method for scheduling multiple and simultaneous traffic in guaranteed frame rate in ATM communication system.
  10. Thomas Robert E. ; Simcoe Robert J. ; Roman Peter J. ; Charny Anna ; Cheung Wing, Apparatus and method for scheduling virtual circuit data for DMA from a host memory to a transmit buffer memory.
  11. Tanaka Koichi,JPX ; Roman Peter J. ; Abe Kohei,JPX ; Mizuguchi Shinichi,JPX, Apparatus and method for setting a congestion indicate bit in an backwards RM cell on an ATM network.
  12. Thomas Robert E. ; Roman Peter J. ; Cheung Wing, Apparatus and method for transferring data from a transmit buffer memory at a particular rate.
  13. Jong Arm Jun KR; Chan Kim KR; Yeong Ho Park KR; Ik Kyun Kim KR; Young Wook Cha KR; Kyou Ho Lee KR; Hyup Jong Kim KR; Jae Geun Kim KR, Asynchronous transfer mode host adapter apparatus with ability of shared media access.
  14. Branstad, Mark William; Byrn, Jonathan William; Delp, Gary Scott; Leichty, Philip Lynn; Leonard, Todd Edwin; McClannahan, Gary Paul; Nordman, John Emery; Plotz, Kevin Gerard; Shaffer, John Handley; S, Communications adapter for implementing communications in a network and providing multiple modes of communications.
  15. Leichty Philip Lynn ; Slane Albert Alfonse, Communications cell scheduler and scheduling method for providing periodic activities.
  16. Fraser Alexander Gibson, Customer telecommunication interface device with built-in network features.
  17. Kawakami, Daisuke, Data transfer and alignment device and method for transferring data acquired from memory.
  18. Barash, Dror, Determining data transmission error and/or checking or confirming such error determinations.
  19. Chow Kit Man ; Nguyen Chinh Kim, Enhanced interface for an asynchronous transfer mode segmentation controller.
  20. Rostoker Michael D. ; Stelliga D. Tony, Error detection and correction apparatus for an asynchronous transfer mode (ATM) network device.
  21. Li Kwok-Leung ; Ho Yung-Lung, Error tolerant addressing system and method for noisy ATM links.
  22. Oskouy, Rasoul Mirzazadeh; Ferguson, Dennis C.; Ju, Hann-Hwan; Lim, Raymond Marcelino Manese; Sindhu, Pradeep S.; Veeragandham, Sreeram; Zimmer, Jeff; Hui, Michael M. Y., In-line packet processing.
  23. Oskouy, Rasoul Mirzazadeh; Ferguson, Dennis C.; Ju, Hann-Hwan; Lim, Raymond Marcelino Manese; Sindhu, Pradeep S.; Veeragandham, Sreeram; Zimmer, Jeff; Hui, Michael M. Y., In-line packet processing.
  24. Oskouy, Rasoul Mirzazadeh; Ferguson, Dennis C.; Ju, Hann-Hwan; Lim, Raymond Marcelino Manese; Sindhu, Pradeep S.; Veeragandham, Sreeram; Zimmer, Jeff; Hui, Michael M. Y., In-line packet processing.
  25. Oskouy, Rasoul Mirzazadeh; Ferguson, Dennis C.; Ju, Hann-Hwan; Lim, Raymond Marcelino Manese; Sindhu, Pradeep S.; Veeragandham, Sreeram; Zimmer, Jeff; Hui, Michael M. Y., In-line packet processing.
  26. Oskouy, Rasoul Mirzazadeh; Ferguson, Dennis C; Ju, Hann-Hwan; Lim, Raymond Marcelino Manese; Sindhu, Pradeep S; Veeragandham, Sreeram; Zimmer, Jeff; Hui, Michael M. Y., In-line packet processing.
  27. B. Scott Darnell ; William T. Jennings ; Bradley D. Lengel ; Praveen S. Reddy, METHOD FOR MANAGING STORAGE OF DATA BY STORING BUFFER POINTERS OF DATA COMPRISING A SEQUENCE OF FRAMES IN A MEMORY LOCATION DIFFERENT FROM A MEMORY LOCATION FOR POINTERS OF DATA NOT COMPRISING A SEQU.
  28. Thomas Robert E. ; Washabaugh Douglas M. ; Roman Peter J. ; Cheung Wing, Method and apparatus for avoiding control reads in a network node.
  29. Thomas Robert E. ; Washabaugh Douglas M. ; Roman Peter J. ; Cheung Wing, Method and apparatus for avoiding control reads in a network node.
  30. Timbs Jeffrey L., Method and apparatus for converting data streams in a cell based communications system.
  31. Delp Gary Scott ; Slane Albert Alfonse, Method and apparatus for enhanced scatter mode allowing user data to be page aligned.
  32. Thomas Robert E. ; Ross Theodore L. ; Washabaugh Douglas M. ; Roman Peter J. ; Cheung Wing ; Tanaka Koichi,JPX ; Mizuguchi Shinichi,JPX, Method and apparatus for performing TX raw cell status report frequency and interrupt frequency mitigation in a network.
  33. Theodore L. Ross ; Douglas M. Washabaugh ; Peter J. Roman ; Wing Cheung ; Koichi Tanaka JP; Shinichi Mizuguchi JP; Robert E. Thomas, Method and apparatus for performing TX raw cell status report frequency and interrupt frequency mitigation in a network node.
  34. Craig S. Rich, Method and apparatus for providing a serial interface between an asynchronous transfer mode (ATM) layer and a physical (PHY) layer.
  35. Rich Craig S., Method and apparatus for regenerating a control signal at an asynchronous transfer mode (ATM) layer or a physical (PHY).
  36. Darnell B. Scott ; Jennings William T. ; Lengel Bradley D. ; Reddy Praveen S., Method and apparatus to insert and extract data from a plurality of slots of data frames by using access table to identify network nodes and their slots for insertion and extraction data.
  37. Darnell B. Scott ; Jennings William T. ; Lengel Bradley D. ; Reddy Praveen S., Method and system for communicating information in a network.
  38. B. Scott Darnell ; William T. Jennings ; Bradley D. Lengel ; Praveen S. Reddy, Method and system for scheduling network communication.
  39. Darnell,B. Scott; Jennings,William T.; Lengel,Bradley D.; Reddy,Praveen S., Method and system for scheduling network communication.
  40. Barash,Dror, Methods, architectures, circuits, software and systems for CRC determination.
  41. Barash,Dror, Methods, circuits, architectures, software and systems for determining a data transmission error and/or checking or confirming such error determinations.
  42. Gotesman Joel ; Gritton Gregory Vance, Programmable reassembly of data received in an ATM network.
  43. Lincoln Bradford C., Scheduler utilizing dynamic schedule table.
  44. Lincoln Bradford C., Scheduler utilizing dynamic schedule table.
  45. Thomas Daniel ; Dieter Nattkemper ; Subir Varma, Single chip networking device with enhanced memory access co-processor.
  46. Wright, Ian M., Stage specific dilation in multi-stage interconnection networks.
  47. Harish N. Mathur, Store-and-forward network switch using an embedded DRAM.
  48. Andersson,Leif Arne Jorgen; Fullemann,John, Synchronous data transfer system for time-sensitive data in packet-switched networks.
  49. Gutierrez,Maria C.; Clayton,Shawn Adam; Follett,David R.; Roman,Harold E.; Godiwala,Nitin D.; Prohaska,Richard F.; Williams,James B., System and method for regulating message flow in a digital data network.
  50. Clayton, Shawn A.; Follett, David R.; Godiwala, Nitin D.; Gutierrez, Maria C.; Wells, David S.; Williams, James B., System and method for scheduling message transmission and processing in a digital data network.
  51. Clayton,Shawn A.; Follett,David R.; Godiwala,Nitin D.; Gutierrez,Maria C.; Wells,David S.; Williams,James B., System and method for scheduling message transmission and processing in a digital data network.
  52. Rosenberg Jonathan David, System for emulating a virtual path in an ATM network.
  53. Lincoln, Bradford C.; Meyer, David R., System for, and method of, ATM segmentation and re-assembly of cells providing streaming data.
  54. Martinsson Lars Olle,SEX, Timing and synchronization technique for ATM system.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로