$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of fabrication of surface mountable integrated circuits 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/28
출원번호 US-0462171 (1995-06-05)
발명자 / 주소
  • Gaul Stephen J. (Melbourne FL)
출원인 / 주소
  • Harris Corporation (Palm Bay FL 02)
인용정보 피인용 횟수 : 172  인용 특허 : 31

초록

A surface mountable integrated circuit and a method of manufacture are disclosed. A wafer 110 has a die with an integrated circuit 119 in one surface of the wafer. A via 130 extends to the opposite surface. The via has a sidewall oxide 131 and is filled with a conductive material such as metal or do

대표청구항

A method for fabricating surface mountable integrated circuits comprising the steps of: providing a wafer of semiconductor material with first and second surfaces and with integrated circuits formed on the first surface of said wafer; forming a via comprising a first open end on the first surface of

이 특허에 인용된 특허 (31)

  1. Johnson Alfred H. (Poughkeepsie NY), Apertured semi-conductor device mounted on a substrate.
  2. Anthony Thomas R. (Schenectady NY) Cline Harvey E. (Schenectady NY), Deep diode lead throughs.
  3. Bickford Harry R. (57 Sherwood Ave. Ossining NY 10562) Bregman Mark F. (63 Old Washington Rd. Ridgefield CT 06877) Moskowitz Paul A. (R.D. #1 ; Box 343 ; Hunterbrook Rd. Yorktown Heights NY 10598) Pa, Double electronic device structure having beam leads solderlessly bonded between contact locations on each device and pr.
  4. Lorenze ; Jr. ; Robert V. ; White ; William Joseph, Double sided hybrid mosaic focal plane.
  5. Lorenze ; Jr. Robert V. (Westford MA) White William J. (Chelmsford MA), Double sided hybrid mosaic focal plane.
  6. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  7. Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
  8. Easter William G. (Reading PA) Feygenson Anatoly (Reading PA), Fabrication of high-speed dielectrically isolated devices utilizing buried silicide outdiffusion.
  9. Simmons Arturo (Garland TX), Focal plane array structure including a signal processing system.
  10. Kurosawa Keiji (Nagano JPX) Yamamoto Kenji (Nagano JPX) Yamashita Mitsuo (Nagano JPX) Mitsui Hisami (Nagano JPX) Miyabara Ayako (Nagano JPX) Miyagawa Kiyotaka (Suzaka JPX) Imura Takayoshi (Nagano JPX, Hollow multilayer printed wiring board.
  11. Soclof, Sidney I., Integrated circuit chip transmission line.
  12. Blocker ; III Truman G. (Richardson TX), Interconnection in multi element planar structures.
  13. Morris ; Raymond A. ; Viola ; Jr. ; Thomas J., Low parasitic capacitance and resistance beamlead semiconductor component and method of manufacture.
  14. Reid Lee R. (Plano TX), Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermo.
  15. Pinter Jerald F. (Carlsbad CA), Method for forming deep conductive feedthroughs.
  16. Hua Chang-Hwang (Palo Alto CA) Chan Simon S. (Belmont CA) Day Ding-Yuan S. (Sunnyvale CA) Lee Adrian C. (Fremont CA), Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips.
  17. Dietrich Norman R. (Allentown PA) Moyer Ralph S. (Cumru Township ; Berks County PA) Wong Yiu-Huen (Summit NJ), Method of forming a silicon-based semiconductor optical device mount.
  18. Lesk Israel A. (Phoenix AZ) d\Aragona Frank S. (Scottsdale AZ) Robb Francine Y. (Tempe AZ) Wells Raymond C. (Scottsdale AZ), Method of making dielectric and conductive isolated island.
  19. Okonogi Kensuke (Tokyo JPX) Ohoka Tsukasa (Shiga JPX), Method of manufacturing a dielectric isolation substrate.
  20. Benjamin James A. (Waukesha WI) Schutten Herman P. (Milwaukee WI) Lade Robert W. (Fort Myers FL), Multi-channel power JFET with buried field shaping regions.
  21. Okabe Kazuya (Furukawa JPX) Kasama Yasuhiko (Izumi JPX) Seki Hitoshi (Izumi JPX) Iwasaki Chisato (Furukawa JPX), Optical sensor including shortcircuit protection having notched electrode regions.
  22. Ng Kwok K. (Union NJ) Sze Simon M. (Berkeley Heights NJ), Packaging microminiature devices.
  23. Abbas Shakir A. (Wappingers Falls NY) Dockerty Robert C. (Highland NY) Poponiak Michael R. (Newburgh NY), Process for forming apertures in silicon bodies.
  24. Kurosawa Keiji (Nagano JPX) Yamamoto Kenji (Nagano JPX) Yamashita Mirsuo (Nagano JPX) Mitsui Hisami (Nagano JPX) Miyabara Ayako (Nagano JPX) Miyagawa Kiyotaka (Suzaka JPX) Imura Takayoshi (Nagano JPX, Process for manufacturing hollow multilayer printed wiring board.
  25. Martyniak Gerald J. (Indianapolis IN), Processes of making two-sided printed circuit boards, with through-hole connections.
  26. Clements Ken (Santa Cruz CA), Semiconductor wafer array.
  27. Clements Ken (Santa Cruz CA), Semiconductor wafer array with electrically conductive compliant material.
  28. Hanes Maurice H. (Murrysville) Clarke Rowland C. (Bell Township) Driver Michael C. (Elizabeth Township PA), Semiconductor wafer with circuits bonded to a substrate.
  29. Tanielian Minas H. (Bellevue WA), Silicon wafers containing conductive feedthroughs.
  30. Grinberg Jan (Los Angeles CA) Jacobson Alexander D. (Los Angeles CA) Chow Kuen (Thousand Oaks CA), Three-dimensionally structured microelectronic device.
  31. Herberg Helmut (Munich DEX), Thyristor with a multi-layer semiconductor body with a pnpn layer sequence and a method for its manufacture with a {111}.

이 특허를 인용한 특허 (172)

  1. Andry, Paul S.; Cotte, John M.; Knickerbocker, John U.; Tsang, Cornelia K., Apparatus and methods for constructing semiconductor chip packages with silicon space transformer carriers.
  2. Andry, Paul S.; Cotte, John M.; Knickerbocker, John U.; Tsang, Cornelia K., Apparatus and methods for constructing semiconductor chip packages with silicon space transformer carriers.
  3. Forbes, Leonard, Capacitive techniques to reduce noise in high speed interconnections.
  4. Forbes,Leonard, Capacitive techniques to reduce noise in high speed interconnections.
  5. Pogge, H. Bernhard; Yu, Roy; Prasad, Chandrika; Narayan, Chandrasekhar, Chip and wafer integration process using vertical connections.
  6. Pogge,H. Bernhard; Yu,Roy; Prasad,Chandrika; Narayan,Chandrasekhar, Chip and wafer integration process using vertical connections.
  7. Drab, John J.; Teshiba, Mary A., Coaxial connector feed-through for multi-level interconnected semiconductor wafers.
  8. Geusic Joseph E. ; Ahn Kie Y. ; Forbes Leonard, Coaxial integrated circuitry interconnect lines, and integrated circuitry.
  9. Ahn, Kie Y.; Forbes, Leonard; Cloud, Eugene H., Compact system module with built-in thermoelectric cooling.
  10. Ahn,Kie Y.; Forbes,Leonard; Cloud,Eugene H., Compact system module with built-in thermoelectric cooling.
  11. Reinmuth, Jochen, Component having a through-contact.
  12. Sulfridge, Marc, Conductive interconnect structures and formation methods using supercritical fluids.
  13. Sulfridge, Marc, Conductive interconnect structures and formation methods using supercritical fluids.
  14. Sulfridge, Marc, Conductive interconnect structures and formation methods using supercritical fluids.
  15. Ahn Kie Y., Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry.
  16. Ahn, Kie Y., Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry.
  17. Ahn, Kie Y., Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry.
  18. Oh, Tae Seok; Kim, Jong Hong, Coplanarity inspection system of package and method thereof.
  19. Forbes, Leonard; Ahn, Kie Y., Current mode signal interconnects and CMOS amplifier.
  20. Pratt, Dave, Die stacking with an annular via having a recessed socket.
  21. Pratt, Dave, Die stacking with an annular via having a recessed socket.
  22. Pratt, Dave, Die stacking with an annular via having a recessed socket.
  23. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  24. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  25. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  26. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  27. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking.
  28. Haba, Belgacem; Oganesian, Vage, Edge connect wafer level stacking with leads extending along edges.
  29. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Electronic systems using optical waveguide interconnects formed through a semiconductor wafer.
  30. Geusic,Joseph E.; Ahn,Kie Y.; Forbes,Leonard, Electronic systems using optical waveguide interconnects formed throught a semiconductor wafer.
  31. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  32. Gee, David Martin, Fault tolerant electrical circuit and method.
  33. Gaul, Stephen Joseph; Hebert, Francois, Heat conduction for chip stacks and 3-D circuits.
  34. Chahal, Premjeet; Morris, Francis J., Hermetic packaging of integrated circuit components.
  35. Chahal, Premjeet; Morris, Francis J., Hermetic packaging of integrated circuit components.
  36. Chahal, Premjeet; Morris, Francis J., Hermetic packaging of integrated circuit components having a capacitor for transfer of electrical signals.
  37. Morgan William P., High density electronic circuit and process for making.
  38. Kie Y. Ahn ; Leonard Forbes ; Paul Farrar, High performance packaging for microprocessors and DRAM chips which minimizes timing skews.
  39. Forbes, Leonard; Ahn, Kie Y.; Akram, Salman, High permeability layered films to reduce noise in high speed interconnects.
  40. Forbes,Leonard; Ahn,Kie Y.; Akram,Salman, High permeability layered films to reduce noise in high speed interconnects.
  41. Dang, Bing; Knickerbocker, John U.; Liu, Yang, Integrated circuit (IC) test probe.
  42. Michalik, Piotr Jozef; Fernández Martínez, Daniel; Madrenas Boadas, Jordi, Integrated circuit comprising multi-layer micromechanical structures with improved mass and reliability by using modified vias and method for forming the same.
  43. Badehi, Avner, Integrated circuit device.
  44. Badehi, Avner, Integrated circuit device.
  45. Badehi, Avner, Integrated circuit device.
  46. Ahn Kie Y., Integrated circuitry and methods of forming integrated circuitry.
  47. Kie Y. Ahn, Integrated circuitry having conductive passageway interconnecting circuitry on front and back surfaces of a wafer fragment.
  48. Siniaguine, Oleg, Integrated circuits and methods for their fabrication.
  49. Geusic,Joseph E.; Ahn,Kie Y.; Forbes,Leonard, Integrated circuits using optical fiber interconnects formed through a semiconductor wafer.
  50. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and methods for forming same.
  51. Lu,Szu Wei; Tzou,Jerry, Interconnect structure for semiconductor package.
  52. Chang, Hung-Pin; Hsu, Kuo-Ching; Chen, Chen-Shien; Chiou, Wen-Chih; Yu, Chen-Hua, Isolation structure for stacked dies.
  53. Munch, Ulrich, Metal film protection of the surface of a structure formed on a semiconductor substrate during etching of the substrate by a KOH etchant.
  54. Munch, Ulrich, Metal film protection of the surface of a structure formed on a semiconductor substrate during etching of the substrate by a KOH etchant.
  55. Uzoh, Cyprian Emeka; Monadgemi, Pezhman; Caskey, Terrence; Ayatollahi, Fatima Lina; Haba, Belgacem; Woychik, Charles G.; Newman, Michael, Method and structures for heat dissipating interposers.
  56. Airaksinen, Veli Matti; Makinen, Jari, Method for depositing one or more polycrystalline silicon layers on substrate.
  57. Farnworth,Warren M.; Wood,Alan G.; Doan,Trung Tri, Method for fabricating encapsulated semiconductor components.
  58. Ahrens,Carsten; Huber,Jakob; Seidel,Uwe, Method for fabrication of a contact structure.
  59. Fournel, Richard; Dodo, Yves, Method for forming electric vias.
  60. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Method for forming integrated circuits using high aspect ratio vias through a semiconductor wafer.
  61. Colonna, Jean-Philippe; Coudrain, Perceval, Method for manufacturing a conducting contact on a conducting element.
  62. Kawano, Masaya; Soejima, Koji; Takahashi, Nobuaki, Method for manufacturing a semiconductor device.
  63. Matsui,Kuniyasu, Method for manufacturing semiconductor device, semiconductor device, circuit board, and electronic apparatus.
  64. Haba, Belgacem; Mohammed, Ilyas, Method of fabricating stacked assembly including plurality of stacked microelectronic elements.
  65. Haba, Belgacem, Method of fabricating stacked packages with bridging traces.
  66. Hwang,Hyeon; Jeong,Ki Kwon, Method of forming a thin wafer stack for a wafer level package.
  67. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Method of forming an optical fiber interconnect through a semiconductor wafer.
  68. Nogami Takeshi,JPX ; Brown Dirk D. ; Lopatin Sergey, Method of improving Cu damascene interconnect reliability by laser anneal before barrier polish.
  69. Haba, Belgacem; Oganesian, Vage, Method of making a stacked microelectronic package.
  70. Haba, Belgacem; Oganesian, Vage, Method of making a stacked microelectronic package.
  71. Chong, Chin Hui; Lee, Choon Kuan, Method of manufacturing an interposer.
  72. Miyazawa,Ikuya, Method of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus.
  73. Nakashima, Hiroaki, Method of producing semiconductor device and semiconductor device.
  74. Basker, Veeraraghaven S.; Cotte, John Michael; Deligianni, Hariklia; Knickerbocker, John Ulrich; Kwietniak, Keith T., Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density.
  75. Sulfridge, Marc, Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods.
  76. Sulfridge, Marc, Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods.
  77. Sulfridge, Marc, Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods.
  78. Tu, King-Ning; Xie, Ya-Hong; Yeh, Chang-Ching, Methods of fabricating highly conductive regions in semiconductor substrates for radio frequency applications.
  79. Tu,King Ning; Xie,Ya Hong; Yeh,Chang Ching, Methods of fabricating highly conductive regions in semiconductor substrates for radio frequency applications.
  80. Geusic Joseph E. ; Ahn Kie Y. ; Forbes Leonard, Methods of forming coaxial integrated circuitry interconnect lines.
  81. Akram, Salman; Wark, James M.; Hiatt, William Mark, Methods of forming interconnects and semiconductor structures.
  82. Akram, Salman; Wark, James M.; Hiatt, William M., Methods of forming interconnects in a semiconductor structure.
  83. Chiou, Wen-Chih; Wu, Tsang-Jiuh; Yang, Ku-Feng; Chen, Hsin-Yu, Methods of forming semiconductor structures.
  84. Hiatt, William M.; Kirby, Kyle K., Microelectronic devices and methods for filing vias in microelectronic devices.
  85. Hiatt, William M.; Kirby, Kyle K., Microelectronic devices and methods for filling vias in microelectronic devices.
  86. Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
  87. Kwon, Woonseong; Lee, Hyuekjae; Cho, Taeje; Kwon, Yonghwan; Kim, Jung-Hwan; Lee, Chiyoung; Kim, Taeeun, Microelectronic devices including conductive vias, conductive caps and variable thickness insulating layers.
  88. Hiatt, William M.; Dando, Ross S., Microfeature workpieces and methods for forming interconnects in microfeature workpieces.
  89. Borthakur, Swarnal, Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods.
  90. Borthakur, Swarnal, Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods.
  91. Tuttle, Mark E., Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods.
  92. Tuttle, Mark E., Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods.
  93. Hayasaka, Nobuo; Okumura, Katsuya; Sasaki, Keiichi; Matsuo, Mie, Multichip semiconductor device, chip therefor and method of formation thereof.
  94. Hayasaka, Nobuo; Okumura, Katsuya; Sasaki, Keiichi; Matsuo, Mie, Multichip semiconductor device, chip therefor and method of formation thereof.
  95. Hayasaka, Nobuo; Okumura, Katsuya; Sasaki, Keiichi; Matsuo, Mie, Multichip semiconductor device, chip therefor and method of formation thereof.
  96. Hayasaka, Nobuo; Okumura, Katsuya; Sasaki, Keiichi; Matsuo, Mie, Multichip semiconductor device, chip therefor and method of formation thereof.
  97. Hayasaka,Nobuo; Okumura,Katsuya; Sasaki,Keiichi; Matsuo,Mie, Multichip semiconductor device, chip therefor and method of formation thereof.
  98. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Off-chip VIAS in stacked chips.
  99. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura, Off-chip vias in stacked chips.
  100. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Off-chip vias in stacked chips.
  101. Haba, Belgacem; Mohammed, Ilyas; Oganesian, Vage; Ovrutsky, David; Mirkarimi, Laura Wills, Off-chip vias in stacked chips.
  102. Lee, Teck Kheng, Partitioned through-layer via and associated systems and methods.
  103. Lee, Teck Kheng, Partitioned through-layer via and associated systems and methods.
  104. Lee, Teck Kheng, Partitioned through-layer via and associated systems and methods.
  105. Elliott, David J.; Thompson, Allan R.; Whitten, George D.; Camp, Jonathan C.; Krajewski, Mark T., Photocatalytic reactor system for treating flue effluents.
  106. Haba, Belgacem; Humpston, Giles; Ovrutsky, David; Mirkarimi, Laura, Reconstituted wafer stack packaging with after-applied pad extensions.
  107. Haba, Belgacem; Humpston, Giles; Ovrutsky, David; Mirkarimi, Laura Wills, Reconstituted wafer stack packaging with after-applied pad extensions.
  108. Elliott,David J.; Harte,Kenneth J.; Shephard,Larry E., Scanning plasma reactor.
  109. Akram,Salman; Wark,James M.; Hiatt,William M., Selective nickel plating of aluminum, copper, and tungsten structures.
  110. Takaoka,Yuji, Semiconductor apparatus and method of manufacturing same.
  111. Farnworth,Warren M.; Wood,Alan G.; Doan,Trung Tri, Semiconductor component and system having thinned, encapsulated dice.
  112. Farnworth,Warren M.; Wood,Alan G.; Doan,Trung Tri, Semiconductor component having thinned die with conductive vias configured as conductive pin terminal contacts.
  113. Farnworth,Warren M.; Wood,Alan G.; Doan,Trung Tri, Semiconductor component having thinned die, polymer layers, contacts on opposing sides, and conductive vias connecting the contacts.
  114. Farnworth,Warren M.; Wood,Alan G.; Doan,Trung Tri, Semiconductor component sealed on five sides by polymer sealing layer.
  115. Farnworth, Warren M.; Wood, Alan G.; Doan, Trung Tri, Semiconductor components and methods of fabrication with circuit side contacts, conductive vias and backside conductors.
  116. Kawano, Masaya; Soejima, Koji; Takahashi, Nobuaki, Semiconductor device.
  117. Kawano, Masaya; Soejima, Koji; Takahashi, Nobuaki, Semiconductor device.
  118. Kameyama, Kojiro; Suzuki, Akira, Semiconductor device and manufacturing method thereof.
  119. Kameyama,Kojiro; Suzuki,Akira, Semiconductor device and manufacturing method thereof.
  120. Noma, Takashi; Morita, Yuichi; Yamada, Hiroshi; Okada, Kazuo; Kitagawa, Katsuhiko; Okubo, Noboru; Ishibe, Shinzo; Shinogi, Hiroyuki, Semiconductor device and manufacturing method thereof.
  121. Noma, Takashi; Otsuka, Shigeki; Morita, Yuichi; Okada, Kazuo; Yamada, Hiroshi; Kitagawa, Katsuhiko; Okubo, Noboru; Ishibe, Shinzo; Shinogi, Hiroyuki, Semiconductor device and manufacturing method thereof.
  122. Choi, Won Kyoung; Yong, Chang Beom; Ku, Jae Hun, Semiconductor device and method of forming UBM structure on back surface of TSV semiconductor wafer.
  123. Choi, Won Kyoung; Yong, Chang Bum; Ku, Jae Hun, Semiconductor device and method of forming UBM structure on back surface of TSV semiconductor wafer.
  124. Marimuthu, Pandi C.; Huang, Shuangwu; Suthiwongsunthorn, Nathapong, Semiconductor device and method of forming a thin wafer without a carrier.
  125. Marimuthu, Pandi C.; Huang, Shuangwu; Suthiwongsunthorn, Nathapong, Semiconductor device and method of forming a thin wafer without a carrier.
  126. Na, Duk Ju; Yong, Chang Beom; Marimuthu, Pandi C., Semiconductor device and method of forming conductive vias using backside via reveal and selective passivation.
  127. Kitagawa, Katsuhiko; Shinogi, Hiroyuki; Ishibe, Shinzo; Yamada, Hiroshi, Semiconductor device and method of manufacturing the same.
  128. Nemoto, Yoshihiko, Semiconductor device manufacturing method and electronic equipment using same.
  129. Nemoto, Yoshihiko, Semiconductor device manufacturing method and electronic equipment using same.
  130. Akram, Salman; Wark, James M.; Hiatt, William M., Semiconductor device structures including nickel plated aluminum, copper, and tungsten structures.
  131. Wolter, Andreas; Hedler, Harry; Irsigler, Roland, Semiconductor device with an interconnect element and method for manufacture.
  132. Akram, Salman; Wark, James M.; Hiatt, William Mark, Semiconductor devices comprising nickel- and copper-containing interconnects.
  133. Kwon, Yong Chai; Ma, Keum-Hee; Lee, Kang-Wook; Lee, Dong-Ho; Han, Seong-il, Semiconductor structure and method for forming the same.
  134. Hietanen, Iiro, Semiconductor structure for imaging detectors.
  135. Chiou, Wen-Chih; Wu, Tsang-Jiuh; Yang, Ku-Feng; Chen, Hsin-Yu, Semiconductor structures and methods of forming the same.
  136. Ma, Qing; Fujimoto, Harry, Silicon interposer and multi-chip-module (MCM) with through substrate vias.
  137. Ahn, Kie Y.; Forbes, Leonard, Silicon interposer with optical connections.
  138. Kie Y. Ahn ; Leonard Forbes, Silicon interposer with optical connections.
  139. MacNamara, Cormac; Brogan, Conor; Griffin, Hugh J.; Wilson, Robin, Silicon wafer having through-wafer vias.
  140. Avsian, Osher; Grinman, Andrey; Humpston, Giles; Margalit, Moti, Stack packages using reconstituted wafers.
  141. Haba, Belgacem; Mohammed, Ilyas, Stacked assembly including plurality of stacked microelectronic elements.
  142. Kriman, Moshe; Avsian, Osher; Haba, Belgacem; Humpston, Giles; Burshtyn, Dmitri, Stacked microelectronic assemblies having vias extending through bond pads.
  143. Ahn Kie Y. ; Forbes Leonard ; Cloud Eugene H., Structure and method for a high performance electronic packaging assembly.
  144. Ahn, Kie Y.; Forbes, Leonard; Cloud, Eugene H., Structure and method for a high-performance electronic packaging assembly.
  145. Geusic Joseph E. ; Forbes Leonard ; Ahn Kie Y., Structure and method for an electronic assembly.
  146. Joseph E. Geusic ; Leonard Forbes ; Kie Y. Ahn, Structure and method for an electronic assembly.
  147. Kar-Roy, Arjun; Howard, David J., Structure having isolated deep substrate vias with decreased pitch and increased aspect ratio and related method.
  148. Uzoh, Cyprian Emeka; Monadgemi, Pezhman; Caskey, Terrence; Ayatollahi, Fatima Lina; Haba, Belgacem; Woychik, Charles G.; Newman, Michael, Structures for heat dissipating interposers.
  149. Watkins, Charles M.; Hiatt, William M., System and methods for forming apertures in microfeature workpieces.
  150. Watkins, Charles M.; Hiatt, William M., Systems and methods for forming apertures in microfeature workpieces.
  151. Watkins, Charles M.; Hiatt, William M., Systems and methods for forming apertures in microfeature workpieces.
  152. Watkins, Charles M.; Hiatt, William M., Systems and methods for forming apertures in microfeature workpieces.
  153. Murtuza, Masood; Chauhan, Satyendra Singh; Abbott, Donald C., Systems and methods for post-circuitization assembly.
  154. Rex Watton GB; Cyril Hilsum GB, Thermal detector array.
  155. Wu,Weng Jin; Chiou,Wen Chih, Three dimensional integrated circuit and method of making the same.
  156. Pogge,H. Bernhard; Yu,Roy, Three-dimensional device fabrication method.
  157. Huang, Min Lung; Wang, Wei Chung; Cheng, Po Jen; Yee, Kuo Chung; Su, Ching Huei; Lo, Jian Wen; Lin, Chian Chi, Three-dimensional package and method of making the same.
  158. Huang, Min-Lung; Wang, Wei-Chung; Cheng, Po-Jen; Yee, Kuo-Chung; Su, Ching-Huei; Lo, Jian-Wen; Lin, Chian-Chi, Three-dimensional package and method of making the same.
  159. Huang,Min Lung; Wang,Wei Chung; Cheng,Po Jen; Yee,Kuo Chung; Su,Ching Huei; Lo,Jian Wen; Lin,Chian Chi, Three-dimensional package and method of making the same.
  160. Yu, Chen-Hua; Jeng, Shin-Puu; Chiou, Wen-Chih; Tsai, Fang Wen; Tsai, Chen-Yu, Through silicon via structure.
  161. Vanalli, Gian Pietro; Campardo, Giovanni; Losavio, Aldo; Pulici, Paolo; Stoppino, Pier Paolo, Through via structure including a conductive portion and aligned solder portion.
  162. Akram, Salman; Watkins, Charles M.; Hiatt, William M.; Hembree, David R.; Wark, James M.; Farnworth, Warren M.; Tuttle, Mark E.; Rigg, Sidney B.; Oliver, Steven D.; Kirby, Kyle K.; Wood, Alan G.; Velicky, Lu, Through-wafer interconnects for photoimager and memory wafers.
  163. Akram, Salman; Watkins, Charles M.; Hiatt, William M.; Hembree, David R.; Wark, James M.; Farnworth, Warren M.; Tuttle, Mark E.; Rigg, Sidney B.; Oliver, Steven D.; Kirby, Kyle K.; Wood, Alan G.; Velicky, Lu, Through-wafer interconnects for photoimager and memory wafers.
  164. Akram, Salman; Watkins, Charles M.; Hiatt, William M.; Hembree, David R.; Wark, James M.; Farnworth, Warren M.; Tuttle, Mark E.; Rigg, Sidney B.; Oliver, Steven D.; Kirby, Kyle K.; Wood, Alan G.; Velicky, Lu, Through-wafer interconnects for photoimager and memory wafers.
  165. Forbes, Leonard; Cloud, Eugene H.; Ahn, Kie Y., Transmission lines for CMOS integrated circuits.
  166. Forbes, Leonard; Cloud, Eugene H.; Ahn, Kie Y., Transmission lines for CMOS integrated circuits.
  167. Haba, Belgacem; Mohammed, Ilyas; Mirkarimi, Laura; Kriman, Moshe, Wafer level edge stacking.
  168. Baek, Joong-Hyun; Lee, Hee-Jin, Wafer stacked package waving bertical heat emission path and method of fabricating the same.
  169. Baek, Joong-Hyun; Lee, Hee-Jin, Wafer stacked package waving bertical heat emission path and method of fabricating the same.
  170. Seo, Won Cheol; Cho, Dae Sung, Wafer-level light emitting diode and wafer-level light emitting diode package.
  171. Seo, Won Cheol; Cho, Dae Sung, Wafer-level light emitting diode package and method of fabricating the same.
  172. Seo, Won Cheol; Cho, Dae Sung, Wafer-level light emitting diode package and method of fabricating the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로