$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus for non-conductively interconnecting integrated circuits using half capacitors 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/02
  • H05K-001/16
출원번호 US-0265607 (1994-06-24)
발명자 / 주소
  • Knight Thomas F. (Belmont MA) Salzman David B. (Washington DC)
출원인 / 주소
  • Polychip, Inc. (Bethesda MD 02)
인용정보 피인용 횟수 : 201  인용 특허 : 0

초록

A method and apparatus for constructing, repairing and operating modular electronic systems utilizes peripheral half-capacitors (i.e., conductive plates on the outside of the modules) to communicate non-conductively between abutting modules. Such systems provide lower cost, improved testability/repa

대표청구항

An apparatus for interconnecting electronic circuits comprising: a lower substrate having substantially planar lower and upper surfaces, said upper surface having a plurality of half-capacitors and a plurality of lines connected to said half-capacitors; an upper substrate having a substantially plan

이 특허를 인용한 특허 (201)

  1. Drost, Robert J.; Lauterbach, Gary R.; Cohen, Danny, Active socket for facilitating proximity communication.
  2. Strid, Eric; Gleason, K. Reed, Active wafer probe.
  3. Ozawa, Kaname; Sato, Mitsutaka; Yoneda, Yoshiyuki, Adhesive layer forming a capacitor dielectric between semiconductor chips.
  4. Krajec Russell S., Adjustable electrical connector for test fixture nest.
  5. Benton,William J.; Magri,Neal F., Alkali metal tungstate compositions and uses thereof.
  6. Cai, Xingjian; Gao, Xiao Ming; Chen, Qing Iun, Apparatus and method for impedance matching in a backplane signal channel.
  7. Freeman, Stacy L., Apparatus and methods of semiconductor packages having circuit-bearing interconnect components.
  8. Gustat, Hans, Apparatus for contactlessly coupling chips.
  9. Knight, Thomas F.; Salzman, David B., Apparatus for non-conductively interconnecting integrated circuits.
  10. Ho, Ronald; Drost, Robert J.; Hopkins, Robert, Apparatus for reducing power consumption by using capacitive coupling to perform majority detection.
  11. Olofsson, Lars-Anders, Arrangement for enabling trimming on a substrate and a method of producing a substrate that enables trimming.
  12. Fazzi, Alberto; Ciccarelli, Luca; Magagni, Luca; Canegallo, Roberto; Guerrieri, Roberto, Asynchronous interconnection system for 3D interchip communication.
  13. Bloom,Terry R., Ball grid array package.
  14. Poole, David; Bloom, Terry R.; Cooper, Richard, Ball grid array package having testing capability after mounting.
  15. Bloom Terry R. ; Burry Stephen W. ; Seffernick Lewis L. ; VandenBoom Robert M. ; Zdanys ; Jr. John, Ball grid array resistor network.
  16. Zheng, Xuezhe; O'Krafka, Brian W.; Krishnamoorthy, Ashok V.; Cunningham, John E., Broadband and wavelength-selective bidirectional 3-way optical splitter.
  17. Franzon, Paul D.; Mick, Stephen E.; Wilson, John M., Buried solder bumps for AC-coupled microelectronic interconnects.
  18. Strid, Eric; Campbell, Richard, Calibration structures for differential signal probing.
  19. Jin, Jun-De; Tsai, Ming Hsien; Yeh, Tzu-Jin, Capacitive proximity communication using tuned-inductor.
  20. Herr, Quentin P.; Abelson, Lynn A.; Kerber, George L., Capacitor for signal propagation across ground plane boundaries in superconductor integrated circuits.
  21. Marketkar, Nandu J.; Naylor, Mark E.; Critchlow, John L., Clamp to secure carrier to device for electromagnetic coupler.
  22. Plishner,Paul J., Connector including an integrated circuit powered by a connection to a conductor terminating in the connector.
  23. Plishner, Paul J., Connector or other circuit element having an indirectly coupled integrated circuit.
  24. Augusto P. Panella, Contactless interconnection system.
  25. Panella, Augusto P., Contactless interconnection system.
  26. Simon, Thomas D.; Amirtharajah, Rajeevan; Benham, John R., Controlling coupling strength in electromagnetic bus coupling.
  27. Simon,Thomas D.; Amirtharajah,Rajeevan; Benham,John R., Controlling coupling strength in electromagnetic bus coupling.
  28. Zhao, Sam Ziqun; Boers, Michael; Rofougaran, Ahmadreza; Behzad, Arya; Castaneda, Jesus, Device having wirelessly enabled functional blocks.
  29. Zhao, Sam Ziqun; Boers, Michael; Rofougaran, Ahmadreza; Behzad, Arya; Castaneda, Jesus, Device having wirelessly enabled functional blocks.
  30. Campbell, Richard; Strid, Eric W.; Andrews, Mike, Differential signal probe with integral balun.
  31. Strid, Eric; Campbell, Richard, Differential signal probing system.
  32. Campbell, Richard L.; Andrews, Michael, Differential waveguide probe.
  33. Burcham, Terry; McCann, Peter; Jones, Rod, Double sided probing structures.
  34. Burcham,Terry; McCann,Peter; Jones,Rod, Double sided probing structures.
  35. Shrenik Deliwala, Dynamic gain equalizer method and associated apparatus.
  36. Kenneth D. Wagner ; Srinivasan R. Iyengar ; Mehran Amerian, Edge-triggered scan flip-flop and one-pass scan synthesis methodology.
  37. Marketkar, Nandu J.; Knight, Jr., Thomas F., Electromagnetic coupler alignment.
  38. Marketkar, Nandu J.; Benham, John R.; Knight, Jr., Thomas F.; Amirtharajah, Rajeevan, Electromagnetic coupler circuit board having at least one angled conductive trace.
  39. Marketkar,Nandu J.; Knight, Jr.,Thomas F.; Benham,John R.; Amirtharajah,Rajeevan, Electromagnetic coupler flexible circuit with a curved coupling portion.
  40. Simon, Thomas D.; Amirtharajah, Rajeevan; Benham, John R.; Critchlow, John, Electromagnetic coupler registration and mating.
  41. Simon,Thomas D.; Amirtharajah,Rajeevan; Benham,John R.; Critchlow,John, Electromagnetic coupler registration and mating.
  42. Marketkar, Nandu J.; Knight, Jr., Thomas F.; Naylor, Mark E.; Critchlow, John L., Electromagnetic coupler socket.
  43. Simon, Thomas D.; Amirtharajah, Rajeevan; Knight, Jr., Thomas F.; Marketkar, Nandu J.; Benham, John R., Electromagnetically-coupled bus system.
  44. Simon,Thomas D.; Amirtharajah,Rajeevan; Knight, Jr.,Thomas F.; Marketkar,Nandu J.; Benham,John R., Electromagnetically-coupled bus system.
  45. Yamamoto, Kouji; Higuchi, Hirofumi; Inoue, Masaki, Electronic apparatus with an electrical conductor in the form of a liquid and an electrical insulator with a light-curing property.
  46. Deliwala, Shrenik, Electronic semiconductor control of light in optical waveguide.
  47. Male, Barry Jon; Cook, Benjamin; Neidorff, Robert Alan; Kummerl, Steve, Electronic sensors with sensor die in package structure cavity.
  48. Drost,Robert J.; Sutherland,Ivan E.; Ho,Ronald, Enhanced electrically-aligned proximity communication.
  49. James C. Lau, Equipotential fault tolerant integrated circuit heater.
  50. Ivan E. Sutherland, Face to face chip.
  51. Sutherland, Ivan E., Face to face chips.
  52. Cordes,Steven A.; Farinelli,Matthew J.; Garner,Robert B.; Wilcke,Winfried W., Flexible capacitive coupler assembly and method of manufacture.
  53. Degani Yinon ; Dudderar Thomas Dixon ; Tai King Lien, Flip chip packaging of memory chips.
  54. Drost,Robert J.; Ho,Ronald; Sutherland,Ivan E., Floating input amplifier for capacitively coupled communication.
  55. Deliwala, Shrenik, Focusing mirror and lens.
  56. Drost,Robert J.; Ho,Ronald; Sutherland,Ivan E., Full-wave rectifier for capacitance measurements.
  57. Drost,Robert J.; Ho,Ronald; Sutherland,Ivan E., Full-wave rectifier for capacitance measurements.
  58. Cook, Benjamin Stassen; Male, Barry Jon; Neidorff, Robert Alan, Galvanic isolation device.
  59. Ruizenaar,Rudolf P.; Looije,Alexius O.; Cuipylo,William N., Galvanic isolation of a signal using capacitive coupling embedded within a circuit board.
  60. Qian, Zhiguo; Aygun, Kemal; Zhang, Yu, Ground via clustering for crosstalk mitigation.
  61. Akram Salman ; Farnworth Warren M. ; Wood Alan G., High density flip chip memory arrays.
  62. Akram, Salman; Farnworth, Warren M.; Wood, Alan G., High density flip chip memory arrays.
  63. Thomas F. Knight, Jr. ; Nandu J. Marketkar, High-speed digital distribution system.
  64. Paniccia Mario J., Higher order rejection method and apparatus for optical modulator.
  65. Deliwala, Shrenik, Hybrid active electronic and optical Fabry Perot cavity.
  66. Deliwala, Shrenik, Hybrid multiplexer/demultiplexer.
  67. Vendier, Olivier; Nevo, David; Renel, Antoine; Espana, Beatrice, Hyperfrequency interconnection device.
  68. Lesea Austin H. ; Conn Robert O., Increased propagation speed across integrated circuits.
  69. Franzon, Paul D.; Mick, Stephen E.; Wilson, John M., Inductively coupled electrical connectors.
  70. McElfresh, David K., Inkjet pen with proximity interconnect.
  71. Krishnamoorthy, Ashok V.; Zingher, Arthur R.; Drost, Robert J., Integrated circuit chip with smart pixels that supports through-chip electromagnetic communication.
  72. Ahn, Kie Y.; Forbes, Leonard, Integrated circuit inductors.
  73. Ahn, Kie Y.; Forbes, Leonard, Integrated circuit inductors.
  74. Ahn, Kie Y.; Forbes, Leonard, Integrated circuit inductors.
  75. Ahn,Kie Y.; Forbes,Leonard, Integrated circuit inductors.
  76. Ahn,Kie Y.; Forbes,Leonard, Integrated circuit inductors.
  77. Deliwala, Shrenik, Integrated optical/electronic circuits and associated methods of simultaneous generation thereof.
  78. Deliwala, Shrenik, Integrated optical/electronic circuits and associated methods of simultaneous generation thereof.
  79. Elias,J. Michael; Cepas,Bruce M.; Korn,James A., Integrated power and cooling architecture.
  80. Krishnamoorthy, Ashok V.; Cohen, Danny; Drost, Robert J., Integrated proximity-to-optical transceiver chip.
  81. Dmitri E. Nikonov ; Mario J. Paniccia, Integrated semiconductor superlattice optical modulator.
  82. Nikonov, Dmitri E.; Paniccia, Mario J., Integrated semiconductor superlattice optical modulator.
  83. Nandu J. Marketkar ; Thomas F. Knight, Jr. ; John R. Benham ; Mark E. Naylor ; John L. Critchlow, Interconnect mechanics for electromagnetic coupler.
  84. Freeman, Stacy L., Interconnection component for facilitating testing of packaged integrated circuits.
  85. Deliwala, Shrenik, Interferometer apparatus and associated method.
  86. Male, Barry Jon; Cook, Benjamin; Neidorff, Robert Alan; Kummerl, Steve, Isolator integrated circuits with package structure cavity and fabrication methods.
  87. Amador Gonzalo ; Hotchkiss Gregory B., Low stress method and apparatus of underfilling flip-chip electronic devices.
  88. Cole Richard K. ; Rittenhouse Scott J. ; Tollerud Brad S. ; Von Thun Matthew S. ; Yakura James P., Method and apparatus for a wafer level system.
  89. Elias, J. Michael; Cepas, Bruce M., Method and apparatus for absorbing thermal energy.
  90. Bosnyak,Robert J.; Drost,Robert J., Method and apparatus for detecting the position of light which is incident to a semiconductor die.
  91. Drost, Robert J.; Ho, Ronald; Ono, Tarik, Method and apparatus for driving on-chip wires through capacitive coupling.
  92. Drost, Robert J.; Sutherland, Ivan E.; Coates, William S., Method and apparatus for electronically aligning capacitively coupled mini-bars.
  93. Drost,Robert J.; Sutherland,Ivan E.; Coates,William S., Method and apparatus for electronically aligning capacitively coupled mini-bars.
  94. Lin Kuoching, Method and apparatus for locating coordinated starting points for routing a differential pair of traces.
  95. Knight, Thomas F.; Salzman, David B., Method and apparatus for non-conductively interconnecting integrated circuits.
  96. Koehl Sean M. ; Paniccia Mario J. ; Nikonov Dmitri, Method and apparatus for optically modulating an optical beam with a multi-pass wave-guided optical modulator.
  97. Maloney Timothy J., Method and apparatus for optically modulating an optical beam with long interaction length optical modulator.
  98. Paniccia Mario J. ; Rao Valluri R. M. ; Young Ian A., Method and apparatus for optically modulating light through the back side of an integrated circuit die.
  99. Yi Ding ; Mario J. Paniccia, Method and apparatus for optically modulating light through the back side of an integrated circuit die using a plurality of optical beams.
  100. Michael T. Morse ; Mario J. Paniccia ; Dmitri Nikonov, Method and apparatus for optically modulating light utilizing a resonant cavity structure.
  101. Coates, William S.; Bosnyak, Robert J.; Sutherland, Ivan E., Method and apparatus for probing an integrated circuit through capacitive coupling.
  102. Mario J. Paniccia ; Michael T. Morse ; Valluri R.M. Rao, Method and apparatus for providing optical interconnection.
  103. Paniccia, Mario J.; Morse, Michael T.; Rao, Valluri R. M., Method and apparatus for providing optical interconnection.
  104. Drost,Robert J.; Ho,Ronald; Proebsting,Robert J., Method and apparatus for using a capacitor array to measure alignment between system components.
  105. Drost,Robert J.; Ho,Ronald; Zingher,Arthur R., Method and apparatus for using capacitively coupled communication within stacks of laminated chips.
  106. Krakovyak Michael, Method and apparatus for using parasitic capacitances of a printed circuit board as a temporary data storage medium wor.
  107. Johnson, Morgan T., Method and apparatus for wafer scale testing.
  108. Paniccia Mario J., Method and apparatus providing an optical input/output bus through the back side of an integrated circuit die.
  109. Paniccia Mario J. ; Rao Valluri R. M., Method and apparatus providing optical input/output through the back side of an integrated circuit die.
  110. Eng Julie S. ; Freund Joseph Michael ; Przybylek George John ; Romero Dennis Mark ; Sergent Arthur Mike, Method for design and development of a semiconductor laser device.
  111. Deliwala, Shrenik, Method for forming passive optical coupling device.
  112. Yohannes, Daniel; Kirichenko, Alexander F.; Vivalda, John; Hunt, Richard, Method for increasing the integration level of superconducting electronics circuits, and a resulting circuit.
  113. Drost, Robert J.; Lauterbach, Gary R.; Cohen, Danny, Method for manufacturing an active socket for facilitating proximity communication.
  114. Jahn Hans-Peter,DEX ; Ernst Stephan,DEX ; Brielmann Volker,DEX, Method for manufacturing electric modules, and the electric module.
  115. Ho, Ronald; Drost, Robert J.; Hopkins, Robert, Method for reducing power consumption by using capacitive coupling to perform majority detection.
  116. Hayden, Leonard; Martin, John; Andrews, Mike, Method of assembling a wafer probe.
  117. Harms,Michael; Chang,Eric C.; Tracy,Paul; DiCosola,John; Brahmachari,Mandrita, Method of maintaining signal integrity across a capacitive coupled solder bump.
  118. Griffith Jonathan H. ; Smith Ronald L. ; Verkuil Roger L., Method of measuring oxide thickness during semiconductor fabrication.
  119. Liu,Xiong; Ng,WeiLoon; Liu,Joseph Cheng Tsu; Kan,UttHeng, Method to achieve higher track density by allowing only one-sided track encroachment.
  120. Ho, Chia-Ming; Rao, Adari Rama Bhadra; Hsu, Meng-Kai; Chang, Kuang-Hung; Su, Ke-Ying; Chen, Wen-Hao; Lee, Hsien-Hsin Sean, Method, device and computer program product for integrated circuit layout generation.
  121. Akram, Salman; Farnworth, Warren M.; Wood, Alan G., Methods of a high density flip chip memory arrays.
  122. Tandy, Patrick W., Methods of operating electronic devices, and methods of providing electronic devices.
  123. Tandy, Patrick W., Methods of operating electronic devices, and methods of providing electronic devices.
  124. Tandy, Patrick W., Methods of operating electronic devices, and methods of providing electronic devices.
  125. Tandy, Patrick W., Methods of operating electronic devices, and methods of providing electronic devices.
  126. Farrar, Paul A.; Eldridge, Jerome, Micro C-4 semiconductor die.
  127. Farrar, Paul A.; Eldridge, Jerome, Micro C-4 semiconductor die and method for depositing connection sites thereon.
  128. Zingher, Arthur R.; Guenin, Bruce M.; Follmer, Edward L., Multi-chip module and single-chip module for chips and proximity connectors.
  129. Zingher,Arthur R.; Guenin,Bruce M.; Follmer,Edward L., Multi-chip module and single-chip module for chips and proximity connectors.
  130. Guenin,Bruce M.; Nettleton,Nyles I., Multi-chip module structure with power delivery using flexible cables.
  131. Yoon Chong Kwang,KRX, Multiple line grids incorporating therein circuit elements.
  132. Feldman, Timothy R., Mutable association of a set of logical block addresses to a band of physical storage blocks.
  133. Strid,Eric; Campbell,Richard, On-wafer test structures for differential signals.
  134. Drost,Robert J.; Coates,William S., Optical communication between face-to-face semiconductor chips.
  135. Deliwala, Shrenik, Optical coupler having evanescent coupling region.
  136. Deliwala, Shrenik, Optical deflector apparatus and associated method.
  137. Deliwala, Shrenik, Optical lens apparatus and associated method.
  138. Zheng, Xuezhe; Krishnamoorthy, Ashok V.; Cunningham, John E., Optical-signal-path routing in a multi-chip system.
  139. Lauterbach, Gary R.; Cohen, Danny; Drost, Robert J., Packaging for proximity communication positioned integrated circuits.
  140. Hayashi Katsuhiko,JPX, Passive electronic parts, IC parts, and wafer.
  141. Deliwala, Shrenik, Polarization control apparatus and associated method.
  142. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  143. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  144. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  145. Campbell,Richard L.; Andrews,Michael; Bui,Lynh, Probe for high frequency signals.
  146. Schwindt,Randy, Probe holder for testing of a test device.
  147. Deliwala, Shrenik, Programmable delay generator apparatus and associated method.
  148. Lesea Austin, Programmable integrated circuit having metal plate capacitors that provide local switching energy.
  149. Lesea Austin, Programmable integrated circuit having metal plate capacitors that provide local switching energy.
  150. Krishnamoorthy, Ashok V.; Zingher, Arthur; Cohen, Danny; Drost, Robert, Proximity active connector and cable.
  151. Best,Scott C., Pulsed signaling multiplexer.
  152. Shea, Patrick B.; Folk, Erica C.; Ewing, Daniel J.; Talvacchio, John J., Quantum bits and method of forming the same.
  153. Garner,Robert Barton; Wilcke,Winfried Wolfgang; Rubin,Barry Jay; Kahn,Howard, Scalable computer system having surface-mounted capacitive couplers for intercommunication.
  154. Deliwala, Shrenik, Self-aligning modulator method and associated apparatus.
  155. Mizuno, Masaharu; Maeda, Naotaka, Semi-custom-made semiconductor integrated circuit device, method for customization and method for redesign.
  156. Mizuno,Masaharu; Maeda,Naotaka, Semi-custom-made semiconductor integrated circuit device, method for customization and method for redesign.
  157. Stager Mark P. ; Yee Abraham F. ; Padmanabhan Gobi R., Semiconductor chip package with interconnect layers and routing and testing methods.
  158. Chen, Chun-Liang, Semiconductor device allowing metal layer routing formed directly under metal pad.
  159. Chen, Chun-Liang, Semiconductor device allowing metal layer routing formed directly under metal pad.
  160. Chen, Chun-Liang; Chang, Tien-Chang; Lin, Chien-Chih, Semiconductor device allowing metal layer routing formed directly under metal pad.
  161. Chen, Chun-Liang; Chang, Tien-Chang; Lin, Chien-Chih, Semiconductor device allowing metal layer routing formed directly under metal pad.
  162. Chen, Chun-Liang; Chang, Tien-Chang; Lin, Chien-Chih, Semiconductor device allowing metal layer routing formed directly under metal pad.
  163. Nakashiba, Yasutaka, Semiconductor device for transmitting electrical signals between two circuits.
  164. Oyamada, Seisei, Semiconductor device having an inner power supply plate structure.
  165. Nonomura, Itaru; Osada, Kenichi; Saen, Makoto, Semiconductor device with offset stacked integrated circuits.
  166. Kawamura, Hirofumi; Okada, Yasuhiro, Semiconductor device, method of manufacturing the same, in-millimeter-wave dielectric transmission device, method of manufacturing the same, and in-millimeter-wave dielectric transmission system.
  167. Kawamura, Hirofumi; Okada, Yasuhiro, Semiconductor device, method of manufacturing the same, in-millimeter-wave dielectric transmission device, method of manufacturing the same, and in-millimeter-wave dielectric transmission system.
  168. Ohta Nahomi,JPX, Semiconductor fabrication line with contamination preventing function.
  169. Nonomura, Itaru; Saen, Makoto; Osada, Kenichi, Semiconductor integrated circuit and semiconductor device with the same.
  170. Ito, Yuki, Semiconductor integrated circuit device, mounting structure of semiconductor integrated circuit device, and method for manufacturing semiconductor integrated circuit device.
  171. Sutherland,Ivan E.; Bosnyak,Robert J.; Drost,Robert J., Sense amplifying latch with low swing feedback.
  172. Deliwala, Shrenik, Shallow photonic bandgap device.
  173. Gleason, K. Reed; Lesher, Tim; Strid, Eric W.; Andrews, Mike; Martin, John; Dunklee, John; Hayden, Leonard; Safwat, Amr M. E., Shielded probe for testing a device under test.
  174. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  175. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  176. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  177. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  178. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe with low contact resistance for testing a device under test.
  179. Russell S. Krajec ; Wallace Joseph Lannen, Signal transfer device for probe test fixture.
  180. Deliwala,Shrenik, Simulation program for integrated optical/electronic circuit.
  181. Campbell David Charles, Single-source or single-destination signal routing through identical electronics module.
  182. Simon, Thomas D.; Amirtharajah, Rajeevan; Marketkar, Nandu J.; Knight, Jr., Thomas F.; Benham, John R., Symbol-based signaling device for an electromagnetically-coupled bus system.
  183. Simon,Thomas D.; Amirtharajah,Rajeevan; Marketkar,Nandu J.; Knight, Jr.,Thomas F., Symbol-based signaling device for an electromagnetically-coupled bus system.
  184. Simon, Thomas D.; Amirtharajah, Rajeevan; Marketkar, Nandu J.; Knight, Jr., Thomas F.; Benham, John R., Symbol-based signaling for an electromagnetically-coupled bus system.
  185. Chatwin, Jeremy; Griffiths, Bernard J., System and method for effectively performing a clock signal distribution procedure.
  186. Farrar,Paul A.; Eldridge,Jerome, System for depositing connection sites on micro C-4 semiconductor die.
  187. Andrews, Peter; Hess, David, System for testing semiconductors.
  188. Duncan, William David; Hyde, Roderick A.; Kare, Jordin T.; McWilliams, Thomas M.; Weaver, Thomas Allan; Wood, Jr., Lowell L., Systems, methods and devices for inter-substrate coupling.
  189. Duncan, William David; Hyde, Roderick A.; Kare, Jordin T.; McWilliams, Thomas M.; Weaver, Thomas Allan; Wood, Jr., Lowell L., Systems, methods and devices for inter-substrate coupling.
  190. Duncan, William David; Hyde, Roderick A.; Kare, Jordin T.; McWilliams, Thomas M.; Weaver, Thomas Allan; Wood, Jr., Lowell L., Systems, methods and devices for inter-substrate coupling.
  191. Zhao, Sam Ziqun; Rofougaran, Ahmadreza; Behzad, Arya; Castaneda, Jesus; Boers, Michael, Test board for use with devices having wirelessly enabled functional blocks and method of using same.
  192. Campbell, Richard, Test structure and probe for differential signals.
  193. Campbell,Richard, Test structure and probe for differential signals.
  194. Robinson, Brett D., Testing apparatus for a high speed communications jack and methods of operating the same.
  195. Johnson, Morgan T., Translators coupleable to opposing surfaces of microelectronic substrates for testing, and associated systems and methods.
  196. Johnson, Morgan T., Translators coupleable to opposing surfaces of microelectronic substrates for testing, and associated systems and methods.
  197. Drost,Robert J.; Ho,Ronald; Proebsting,Robert J., Using an interposer to facilate capacitive communication between face-to-face chips.
  198. Hayden, Leonard; Martin, John; Andrews, Mike, Wafer probe.
  199. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  200. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  201. Campbell, Richard, Wideband active-passive differential signal probe.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로