$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Solder ball array and method of preparation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-001/02
출원번호 US-0586193 (1996-01-11)
발명자 / 주소
  • Danner Paul A. (Beaverton OR)
출원인 / 주소
  • Pacific Microelectronics Corporation (Portland OR 02)
인용정보 피인용 횟수 : 106  인용 특허 : 16

초록

A method for manufacturing an electronic module comprising a substrate carrying circuitry and one or more integrated circuits and having an array of closely spaced solder balls electrically connected with terminals of the circuitry to connect the module to an array of terminals, as on printed circui

대표청구항

An electronic circuit module, including electrical circuit elements connected to an array of conductive terminal pads and a ball grid array assembly for electrically interconnecting said array of conductive terminal pads with an array of terminals, said circuit module comprising: (a) a plurality of

이 특허에 인용된 특허 (16)

  1. Hsia Liang-Choo (Mastic Beach NY) McAndrew Thomas P. (Macungie PA) Stuebner Fred E. (La Grangeville NY), Elastomeric connectors for electronic packaging and testing.
  2. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  3. Osaki Takaaki (Tokyo JPX) Matsui Norio (Tokyo JPX) Sasaki Shinichi (Iruma JPX) Egawa Yutaka (Tokyo JPX), Interboard connection terminal and method of manufacturing the same.
  4. Behun John R. (Poughkeepsie NY) Call Anson J. (Poughkeepsie NY) Cappo Francis F. (Wappingers Falls NY) Cole Marie S. (Wappingers Falls NY) Hoebener Karl G. (Georgetown TX) Klingel Bruno T. (Hopewell , Interconnection structure and test method.
  5. Miller ; Jr. Grady A. (Grand Prairie TX), Method and apparatus for attaching a circuit component to a printed circuit board.
  6. Desai Kishor V. (Vestal NY) Kohn Harold (Endwell NY), Method for mounting a flexible film semiconductor chip carrier on a circuitized substrate.
  7. da Costa Alves Francisco (Boca Raton FL) Suppelsa Anthony B. (Coral Springs FL) Thompson Kenneth R. (Sunrise FL), Method for solder application and reflow.
  8. Angulas Christopher G. (Endicott) Flynn Patrick T. (Owego) Funari Joseph (Vestal) Kindl Thomas E. (Endwell) Orr Randy L. (Vesal NY), Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different.
  9. Angulas Christopher G. (Endicott NY) Flynn Patrick T. (Owego NY) Kindl Thomas E. (Endwell NY) Orr Randy L. (Vestal NY), Method of bonding flexible circuit to circuitized substrate to provide electrical connection therebetween.
  10. Bitaillou Alexis (Bretigny sur Orge FRX) Grandguillot Michel (Verrieres le Buisson FRX), Method of forming solder terminals for a pinless ceramic module.
  11. Osaka Takaaki (Tokyo JPX) Matsui Norio (Tokyo JPX) Susaki Shinichi (Iruma JPX) Egawa Yutaka (Tokyo JPX), Method of manufacturing an interboard connection terminal.
  12. McBride Donald G. (Binghamton NY), Method of marking a thin film package.
  13. Behun John R. (Poughkeepsie NY) Miller William R. (Poughkeepsie NY) Newman Bert H. (Carmel NY) Yankowski Edward L. (Hyde Park NY), Process of fabricating a circuit package.
  14. Akiba Yutaka (Fujisawa JPX) Matsumoto Kunio (Yokohama JPX) Iida Makoto (Kawasaki JPX) Maruyama Takashi (Ebina JPX) Hara Tsutomu (Fujisawa JPX) Yoshidome Hitoshi (Hadano JPX) Hirota Kazuo (Chigasaki J, Shielding method and circuit board employing the same.
  15. Yung Edward K. (Carrboro NC), Solder bump fabrication method.
  16. Beckham Keith F. (Newburgh NY) Kolman Anne E. (Wappingers Falls NY) McGuire Kathleen M. (Fishkill NY) Puttlitz Karl J. (Wappingers Falls NY) Quinones Horatio (Peekskill NY), Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and pr.

이 특허를 인용한 특허 (106)

  1. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Apparatus for attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  2. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Apparatus for attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  3. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Apparatus for attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  4. Cobbley,Chad A.; Ball,Michael B.; Waddel,Marjorie L., Apparatus for locating conductive spheres utilizing screen and hopper of solder balls.
  5. Kuo, Bob Shih-Wei, Blind via capture pad structure.
  6. Kuo, Bob Shih-Wei, Blind via capture pad structure fabrication method.
  7. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric and metallization process and semiconductor package.
  8. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  9. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  10. Huemoeller, Ronald Patrick; Rusli, Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  11. Huemoeller,Ronald Patrick; Rusli,Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  12. St. Amand, Roger D., Column and stacking balls package fabrication method and structure.
  13. Barrow Michael, Eclipse via in pad structure.
  14. Mercurio Peter G, Electric stringed instrument with interchangeable pickup assemblies which connect to electronic components fixed within the guitar body.
  15. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  16. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  17. Armezzani Gregg J. ; Heller Matthew A., Electronic package with stacked connections.
  18. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon; Karim, Nozad Osman, Embedded metal features structure.
  19. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Encapsulated semiconductor package.
  20. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  21. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  22. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  23. Bolognia, David; Adlam, Ted; Kelly, Mike, Fingerprint sensor package and method.
  24. Darveaux, Robert Francis; Bancod, Ludovico E.; Mattei, Marnie Ann; Olson, Timothy Lee, Flex circuit package and method.
  25. Ying-Chou Tsai TW; Shih-Kuang Chiu TW; Kuo-Liang Mao TW; Chao-Dung Suo TW, Flip-chip bonding structure on substrate for flip-chip package application.
  26. Maeda Ryu,JPX, Integrated circuit test socket.
  27. John L. Galvagni ; Andrew P. Ritter ; Thomas Brown, Interdigitated capacitor with ball grid array (BGA) terminations.
  28. Lee, DongHoon; Kim, DoHyung; Park, JungSoo; Han, SeungChul; Kim, JooHyun; Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package.
  29. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Bolognia, David, Light emitting diode (LED) package and method.
  30. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package.
  31. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package and method.
  32. Kim Jin-Sung,KRX, Method for fabricating a surface mounting type semiconductor chip package.
  33. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having embedded back-side access conductors and vias.
  34. Huemoeller,Ronald Patrick; Rusli,Sukitano, Method for making an integrated circuit substrate having embedded passive components.
  35. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Method for making an integrated circuit substrate having laminated laser-embedded circuit layers.
  36. Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having laser-embedded conductive patterns.
  37. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Method of attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux.
  38. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Method of attaching solder balls to BGA package utilizing a tool to pick and dip the solder ball in flux prior to placement.
  39. Shaul Branchevsky, Method of creating an enhanced BGA attachment in a low-temperature co-fired ceramic (LTCC) substrate.
  40. Ball, Michael B.; Cobbley, Chad A., Method of disposing conductive bumps onto a semiconductor device.
  41. Rusli, Sukianto; Huemoeller, Ronald Patrick, Method of fabricating an embedded circuit pattern.
  42. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  43. Cobbley Chad A. ; Ball Michael B. ; Waddel Marjorie L., Method of locating conductive spheres utilizing screen and hopper of solder balls.
  44. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., Method of locating conductive spheres utilizing screen and hopper of solder balls.
  45. Cobbley,Chad A.; Ball,Michael B.; Waddel,Marjorie L., Method of locating conductive spheres utilizing screen and hopper of solder balls.
  46. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method of manufacturing a semiconductor package.
  47. Nicholls, Louis W.; St. Amand, Roger D.; Kim, Jin Seong; Jung, Woon Kab; Yang, Sung Jin; Darveaux, Robert F., Methods and structures for increasing the allowable die size in TMV packages.
  48. Johnson, Benny H., Microelectronic substrates with thermally conductive pathways and methods of making same.
  49. Dreiza, Mahmoud; Ballantine, Andrew; Shumway, Russell Scott, Molded cavity substrate MEMS package fabrication method and structure.
  50. Lebaschi Ali, Multi-layer PCB blockade-via pad-connection.
  51. Huemoeller, Ronald Patrick; Hiner, David Jon; Lie, Russ, Multi-level circuit substrate fabrication method.
  52. Fukasawa Hiroyuki,JPX, Printed wiring board and electronic device using same.
  53. Kim, Do Hyung; Kang, Dae Byoung; Han, Seung Chul, Semiconductor device.
  54. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
  55. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  56. Clark, David; Zwenger, Curtis, Semiconductor device and manufacturing method thereof.
  57. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  58. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  59. Ryu, Ji Yeon; Kim, Byong Jin; Shim, Jae Beum, Semiconductor device and manufacturing method thereof.
  60. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  61. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  62. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  63. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  64. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  65. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  66. Ryu, Jin Hyung; Cho, Sam Je, Semiconductor package and method of making a semiconductor package.
  67. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias.
  68. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias fabrication method.
  69. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  70. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  71. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  72. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  73. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  74. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  75. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto; Sheridan,Richard, Semiconductor package substrate fabrication method.
  76. Foulke Richard F. ; Foulke ; Jr. Richard F. ; Ohlenbusch Cord W., Solder ball placement apparatus.
  77. Foulke Richard F. ; Foulke ; Jr. Richard F. ; Ohlenbusch Cord W., Solder ball placement method.
  78. Link Joseph, Spacer plate solder ball placement fixture and methods therefor.
  79. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  80. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  81. Bancod, Ludovico E.; Kim, Jin Seong; Wachtler, Kurt Peter, Stackable plasma cleaned via package and method.
  82. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable protruding via package and method.
  83. Darveaux, Robert Francis; Bancod, Ludovico; Yoshida, Akito, Stackable treated via package and method.
  84. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  85. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  86. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  87. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  88. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  89. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  90. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  91. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  92. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Troche, Jr., Louis B.; Syed, Ahmer; Shumway, Russell, Stacked and staggered die MEMS package and method.
  93. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  94. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  95. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  96. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  97. Huemoeller, Ronald Patrick; Rusli, Sukianto, Straight conductor blind via capture pad structure and fabrication method.
  98. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Substrate having stiffener fabrication method.
  99. Cobbley, Chad A.; Ball, Michael B.; Waddel, Marjorie L., System for locating conductive sphere utilizing screen and hopper of solder balls.
  100. Cobbley,Chad A.; Ball,Michael B.; Waddel,Marjorie L., System for locating conductive sphere utilizing screen and hopper of solder balls.
  101. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  102. St. Amand, Roger D., Underfill contacting stacking balls package fabrication method and structure.
  103. Jung, Boo Yang; Paek, Jong Sik; Lee, Choon Heung; Park, In Bae; Kim, Sang Won; Kim, Sung Kyu; Lee, Sang Gyu, Wafer level fan out semiconductor device and manufacturing method thereof.
  104. MacNeal,Jason; Galvagni,John L.; Ritter,Andrew P., Window via capacitor.
  105. MacNeal,Jason; Galvagni,John L.; Ritter,Andrew P., Window via capacitor.
  106. Eggerding, Carl L.; MacNeal, Jason; Galvagni, John L.; Ritter, Andrew P., Window via capacitors.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로