$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Plastic-encapsulated semiconductor device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/29
출원번호 US-0305478 (1994-09-13)
우선권정보 JP-0229064 (1993-09-14); JP-0329199 (1993-12-27); JP-0094442 (1994-05-06)
발명자 / 주소
  • Ohta Hideo (Tokyo JPX) Okuyama Tetsuo (Yokohama JPX) Fujieda Shinetsu (Kawasaki JPX) Kajiura Sadao (Kanagawa-ken JPX) Yoshizumi Akira (Yokohama JPX)
출원인 / 주소
  • Kabushiki Kaisha Toshiba (Kanagawa-ken JPX 03)
인용정보 피인용 횟수 : 306  인용 특허 : 0

초록

A semiconductor chip is positioned between encapsulating sheets. The encapsulating sheets each have a surface that is highly adhesive and a surface that is less adhesive. The surface of the encapsulating sheet that is highly adhesive contacts the chip. The surface that is less adhesive contacts a mo

대표청구항

A resin-encapsulated semiconductor device comprising: an encapsulating sheet on a semiconductor chip, the encapsulating sheet being initially comprised of an uncured resin sheet, and a distribution of a resin composition additive between one surface of the encapsulating sheet contacting the semicond

이 특허를 인용한 특허 (306)

  1. Nance, Christopher J.; Yelverton, John; Hart, Charles; Meadows, Michael, Apparatus for detonating a triaminotrinitrobenzene charge.
  2. Auerbach, Franz; Weidner, Karl, Arrangement of an electrical component placed on a substrate, and method for producing the same.
  3. Akram, Salman; Wark, James M., Assembly and methods for packaged die on pcb with heat sink encapsulant.
  4. Hembree David R., Attachment method for heat sinks and devices involving removal of misplaced encapsulant.
  5. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Backside warpage control structure and fabrication method.
  6. d'Estries,Maximilien, Cavity case with clip/plug for use on multi-media card.
  7. Gary L. Swiss ; Angel O. Alvarez, Cavity semiconductor package with exposed leads and die pad.
  8. McLellan, Neil; Wagenhoffer, Katherine; Lin, Geraldine Tsui Yee; Kirloskar, Mohan, Cavity-type integrated circuit package.
  9. Hembree, David R., Chip on board and heat sink attachment methods.
  10. Hembree, David R., Chip on board and heat sink attachment methods.
  11. Hembree, David R., Chip on board and heat sink attachment methods.
  12. Hembree,David R., Chip on board and heat sink attachment methods.
  13. Hembree David R., Chip on board with heat sink attachment.
  14. Hembree, David R., Chip on board with heat sink attachment and assembly.
  15. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  16. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  17. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip structure and process for forming the same.
  18. Usui, Ryosuke; Inoue, Yasunori, Circuit device and manufacturing method thereof.
  19. Horibe, Akihiro; Hada, Sayuri; Sueoka, Kuniaki, Circuit module and manufacturing method thereof.
  20. Miks, Jeffrey Alan; Roman, David; Miranda, John A., Compact flash memory card with clamshell leadframe.
  21. Nakatani, Seiichi; Sugaya, Yasuhiro; Asahi, Toshiyuki; Komatsu, Shingo, Component built-in module and method for producing the same.
  22. Nakatani,Seiichi; Sugaya,Yasuhiro; Asahi,Toshiyuki; Komatsu,Shingo, Component built-in module and method for producing the same.
  23. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode.
  24. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode semiconductor device.
  25. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode semiconductor device.
  26. Davis, Terry W.; Son, Sun Jin, Conformal shield on punch QFN semiconductor package.
  27. Hirakawa, Hiroyuki; Sato, Atsushi, Curable resin composition for reflection of light, and optical semiconductor device.
  28. Nance, Christopher J.; McKellips, Christopher A.; Lucas, James D., Detonator cartridge.
  29. Nance, Christopher J; McKellips, Christopher A; Lucas, James D, Detonator cartridge and methods of use.
  30. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  31. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  32. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  33. Miks,Jeffrey A.; Shis,Jung Chun, Drop resistant bumpers for fully molded memory cards.
  34. Berry, Christopher J., Dual laminate package structure with embedded elements.
  35. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Electronic component package comprising fan-out and fan-in traces.
  36. Fan,Chun Ho; Tsang,Kwok Cheung, Electronic components such as thin array plastic packages and process for fabricating same.
  37. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  38. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  39. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David J., Embedded electronic component package.
  40. Huemoeller, Ronald P.; Rusli, Sukianto; Hiner, David Jon, Embedded electronic component package fabrication method.
  41. Sheridan,Richard Peter; Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Embedded leadframe semiconductor package.
  42. Hosseini, Khalil; Mahler, Joachim; Nikitin, Ivan, Encapsulated semiconductor device.
  43. Guillot Joe ; Dinh Michael Quan ; Roberts Bill ; McLemore Linda M., Encapsulation and enclosure of electronic modules.
  44. Black J. Courtney ; Blish ; II Richard C. ; Hatchard Colin D., Encapsulation method using non-homogeneous molding compound pellets.
  45. Nance, Christopher J.; Segal, John P., Energetic material initiation device.
  46. Ito,Hisataka; Ota,Shinya, Epoxy resin composition for encapsulating optical semiconductor element and optical semiconductor device using the same.
  47. Yoshida, Naoko; Fuke, Kazuhiro; Onishi, Hidenori; Naito, Ryusuke; Fukamichi, Yuichi, Epoxy resin composition for optical semiconductor device, and lead frame for optical semiconductor device, encapsulation type optical semiconductor element unit and optical semiconductor device each obtainable by using the epoxy resin composition.
  48. Fuke, Kazuhiro, Epoxy resin composition for optical semiconductor light-receiving element encapsulation and process for producing the same, and optical semiconductor device.
  49. Berry, Christopher J.; Scanlan, Christopher M.; Faheem, Faheem F., Etch singulated semiconductor package.
  50. Berry,Christopher J.; Scanlan,Christopher M.; Faheem,Faheem F., Etch singulated semiconductor package.
  51. Foster, Donald C., Exposed lead QFP package fabricated through the use of a partial saw process.
  52. Foster,Donald C., Exposed lead QFP package fabricated through the use of a partial saw process.
  53. Foster,Donald Craig, Exposed lead interposer leadframe package.
  54. Ito Satoshi,JPX ; Kuwamura Makoto,JPX ; Mizutani Masaki,JPX ; Noro Hiroshi,JPX, Fabrication process of a semiconductor device.
  55. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  56. Davis,Terry W., Fan-in leadframe semiconductor package.
  57. Taguchi,Masato; Suzumura,Yasushi; Saitou,Tadayoshi; Itou,Akihiro, Flame retardant epoxy resin composition, and prepreg and fiber-reinforced composite materials made by using the composition.
  58. Choi, YeonHo; Olson, Timothy L., Flat semiconductor package with half package molding.
  59. Vincent, Michael B., Flip-chip package with underfill having low density filler.
  60. Ohta Hideo,JPX ; Okuyama Tetsuo,JPX, Flip-chip resin-encapsulated semiconductor device.
  61. Zwenger,Curtis Michael; Miks,Jeffrey Alan, Front edge chamfer feature for fully-molded memory cards.
  62. Zwenger, Curtis M.; Guerrero, Raul M.; Kang, Dae Byoung; Park, Chul Woo, Fully-molded leadframe stand-off feature.
  63. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  64. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  65. Arnaud, Alix; Espiard, Philippe; Ceugniet, Claire, Glass fiber structure designed to reinforce bonded abrasive articles.
  66. Arnaud, Alix; Espiard, Philippe; Ceugniet, Claire, Glass fiber structure designed to reinforce bonded abrasive articles.
  67. Wang, Rong-Tao; Yu, Li-Chih; Lin, Yu-Te; Chen, Yi-Jen; Tian, Wenjun; Ma, Ziqian; Lu, Wenfeng, Halogen-free resin composition, copper clad laminate using the same, and printed circuit board using the same.
  68. Moden Walter L. ; Corisis David J. ; Kinsman Larry D. ; Mess Leonard E., Heat sink with alignment and retaining features.
  69. Moden, Walter L.; Corisis, David J.; Kinsman, Larry D.; Mess, Leonard E., Heat sink with alignment and retaining features.
  70. Moden, Walter L.; Corisis, David J.; Kinsman, Larry D.; Mess, Leonard E., Heat sink with alignment and retaining features.
  71. Bayerer,Reinhold; Gabler,Volker; Licht,Thomas, High voltage module and method for producing same.
  72. Bayerer,Reinhold; Gabler,Volker; Licht,Thomas, High-voltage module and method for producing same.
  73. Chen, Cheng-Ping; Fan, Wen-Jeng, IC package with a protective encapsulant and a stiffening encapsulant.
  74. Corisis David J., IC package with dual heat spreaders.
  75. Corisis, David J., IC package with dual heat spreaders.
  76. Corisis, David J., IC package with dual heat spreaders.
  77. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  78. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  79. Lee, Chang Deok; Na, Do Hyun, Increased I/O semiconductor package and method of making same.
  80. Yang,Sung Jin; Moon,Doo Hwan; Shin,Won Dai, Increased capacity leadframe and semiconductor package using the same.
  81. Kim, Jae Yoon; Kim, Gi Jeong; Moon, Myung Soo, Increased capacity semiconductor package.
  82. Fusaro,James M.; Darveaux,Robert F.; Rodriguez,Pablo, Integrated circuit device packages and substrates for making the packages.
  83. Kirloskar,Mohan; Wagenhoffer,Katherine; Higgins, III,Leo M., Integrated circuit package and method for fabricating same.
  84. Kirloskar,Mohan; Wagenhoffer,Katherine; Higgins, III,Leo M., Integrated circuit package and method for fabricating same.
  85. Glenn, Thomas P., Integrated circuit package and method of making the same.
  86. Glenn, Thomas P., Integrated circuit package and method of making the same.
  87. Glenn, Thomas P., Integrated circuit package and method of making the same.
  88. Glenn, Thomas P., Integrated circuit package and method of making the same.
  89. Glenn, Thomas P., Integrated circuit package and method of making the same.
  90. McLellan,Neil; Lin,Geraldine Tsui Yee; Fan,Chun Ho; Kirloskar,Mohan; Varga,Ed A., Integrated circuit package and process for fabricating the same.
  91. Lin, Geraldine Tsui Yee; de Munnik, Walter; Kwan, Kin Pui; Lau, Wing Him; Tsang, Kwok Cheung; Fan, Chun Ho; McLellan, Neil, Integrated circuit package having a plurality of spaced apart pad portions.
  92. McLellan,Neil; Lin,Geraldine Tsui Yee; Fan,Chun Ho; Kirloskar,Mohan; Varga,Ed A., Integrated circuit package with partially exposed contact pads and process for fabricating the same.
  93. Fuentes, Ruben; Dunlap, Brett, Integrated passive device structure and method.
  94. Lee, Hyung Ju, Lead frame for semiconductor package.
  95. Lee, Hyung Ju, Lead frame for semiconductor package.
  96. Lee,Hyung Ju, Lead frame for semiconductor package.
  97. Fogelson, Harry J.; Bancod, Ludovico Estrada; Syed, Ahmer; Davis, Terry; Palasi, Primitivo A.; Anderson, William M., Lead frame with plated end leads.
  98. Miks,Jeffrey Alan; Kaskoun,Kenneth; Liebhard,Markus; Foster,Donald Craig; Hoffman,Paul Robert; Bertholio,Frederic, Lead-frame method and assembly for interconnecting circuits within a circuit module.
  99. Ahn, Byung Hoon; Ku, Jae Hun; Chung, Young Suk; Ko, Suk Gu; Jang, Sung Sik; Choi, Young Nam; Do, Won Chul, Leadframe and semiconductor package made using the leadframe.
  100. Ahn, Byung Hoon; Ku, Jae Hun; Chung, Young Suk; Ko, Suk Gu; Jang, Sung Sik; Choi, Young Nam; Do, Won Chul, Leadframe and semiconductor package made using the leadframe.
  101. Ahn,Byung Hoon; Ku,Jae Hun; Chung,Young Suk; Ko,Suk Gu; Jang,Sung Sik; Choi,Young Nam; Do,Won Chul, Leadframe and semiconductor package made using the leadframe.
  102. Lee,Tae Heon; Chung,Young Suk; Seo,Mu Hwan, Leadframe and semiconductor package with improved solder joint strength.
  103. Miks,Jeffrey Alan; Zwenger,Curtis Michael; Co,Ziehl Neelsen L., Leadframe based memory card.
  104. Lee, Hyung Ju, Leadframe for semiconductor package.
  105. Yee,Jae Hak; Chung,Young Suk; Lee,Jae Jin; Davis,Terry; Han,Chung Suk; Ku,Jae Hun; Kwak,Jae Sung; Ryu,Sang Hyun, Leadframe having lead locks to secure leads to encapsulant.
  106. Lee, Choon Heung; Jang, Sung Sik; Yoo, Su Yol, Leadframe including corner leads and semiconductor package using same.
  107. Edwards, Keith M.; Gillett, Blake A., Leadframe package for semiconductor devices.
  108. Edwards, Keith M.; Gillett, Blake A., Leadframe package for semiconductor devices.
  109. Bancod,Ludovico E.; Alabin,Leocadio M.; Davis,Terry W.; Kent,Ian, Leadframe strip having enhanced testability.
  110. Kuo, Bob Shih Wei; Nickelsen, Jr., John Merrill; Olson, Timothy L., Leadframe structure for concentrated photovoltaic receiver package.
  111. Kim,Gi Jeong; Kim,Jin Han; Oh,Jin Seok, Leadframe type semiconductor package having reduced inductance and its manufacturing method.
  112. Kwan,Kin Pui; Lau,Wing Him; Tsang,Kwok Cheung; Fan,Chun Ho; McLellan,Neil, Leadless plastic chip carrier.
  113. Fan,Chun Ho; Lin,Tsui Yee; Lau,Ping Sheung, Leadless plastic chip carrier and method of fabricating same.
  114. Fan, Chun Ho; Kwan, Kin Pul; Wong, Hoi Chi; McLellan, Neil, Leadless plastic chip carrier with contact standoff.
  115. Duboc,Robert M.; Tarn,Terry, Low cost hermetically sealed package.
  116. Gillett, Blake A.; Crowley, Sean T.; Boland, Bradley D.; Edwards, Keith M., Making two lead surface mounting high power microleadframe semiconductor packages.
  117. Nakayama Osamu,JPX ; Ishikawa Koji,JPX, Metallic electronic component packaging arrangement.
  118. Liang,Jimmy; Jin,Kevin; Chiu,T. T., Method and apparatus for flip chip device assembly by radiant heating.
  119. Tan Kok Ping,SGX ; Wong Siew Kong,SGX, Method and apparatus for reducing warpage in semiconductor packages.
  120. Fukasawa, Norio; Kawahara, Toshimi; Morioka, Muneharu; Osawa, Mitsunada; Shinma, Yasuhiro; Matsuki, Hirohisa; Onodera, Masanori; Kasai, Junichi; Maruyama, Shigeyuki; Sakuma, Masao; Suzuki, Yoshimi; T, Method and mold for manufacturing semiconductor device, semiconductor device and method for mounting the device.
  121. Corisis, David J., Method for a semiconductor assembly having a semiconductor die with dual heat spreaders.
  122. Allen Li TW, Method for encapsulating with a fixing member to secure an electronic device.
  123. Davis,Terry W., Method for fabricating a fan-in leadframe semiconductor package.
  124. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Method for fabricating circuitry component.
  125. Ishikawa Takae,JPX ; Mine Katsutoshi,JPX ; Naito Hiroyosi,JPX ; Yamakawa Kimio,JPX, Method for fabricating semiconductor device.
  126. Toyoda, Eiji; Kido, Shigetomi, Method for manufacturing electronic parts device and resin composition for electronic parts encapsulation.
  127. Ostergard,Toni; Kaikuranta,Terho, Method for manufacturing organic semiconductor systems.
  128. Fan,Chun Ho; Kirloskar,Mohan, Method of fabricating a leadless plastic chip carrier.
  129. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  130. Edwards,Keith M.; Gillett,Blake A., Method of making a leadframe for semiconductor devices.
  131. Glenn, Thomas P., Method of making an integrated circuit package.
  132. Glenn, Thomas P., Method of making an integrated circuit package.
  133. Glenn,Thomas P., Method of making an integrated circuit package.
  134. Glenn,Thomas P., Method of making an integrated circuit package.
  135. Glenn,Thomas P., Method of making an integrated circuit package.
  136. Tajima, Masaya; Kogiso, Katsuya; Watanabe, Mitsuo; Matsubara, Toshiki; Sato, Kenji, Method of making semiconductor device.
  137. McLellan, Neil Robert; Fan, Chun Ho; Combs, Edward G.; Cheung, Tsang Kwok; Keung, Chow Lap; Labeeb, Sadak Thamby, Method of manufacturing an integrated circuit package.
  138. Mizawa, Yuichi; Nagase, Takeo, Method of manufacturing semiconductor package and semiconductor package.
  139. Yoon,Tae Sung, Method of manufacturing wafer-level chip-size package and molding apparatus used in the method.
  140. Black J. Courtney ; Blish ; II Richard C. ; Hatchard Colin D., Method to improve internal package delamination and wire bond reliability using non-homogeneous molding compound pellets.
  141. David R. Hembree, Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package.
  142. David R. Hembree, Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package.
  143. Thomas P. Glenn ; Scott J. Jewler ; David Roman ; J. H. Yee KR; D. H. Moon KR, Methods for moding a leadframe in plastic integrated circuit devices.
  144. Yean, Tay Wuu; Ai-Chie, Wang, Methods of forming and assembling pre-encapsulated assemblies and of forming associated semiconductor device packages.
  145. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  146. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  147. Malatkar, Pramod; Delaney, Drew W.; Manepalli, Rahul N.; Seneviratne, Dilan, Microelectronic package and stacked microelectronic assembly and computing system containing same.
  148. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  149. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  150. Kuwabara, Osamu; Wakabayashi, Takeshi; Mihara, Ichiro, Mounting structure having columnar electrodes and a sealing film.
  151. Bancod, Ludovico; Dela Cruz, Gregorio G.; Canoy, Fidelyn R.; Alabin, Leocadio M., Offset etched corner leads for semiconductor package.
  152. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  153. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  154. Kang, Dae Byoung; Yang, Sung Jin; Ok, Jung Tae; Kim, Jae Dong, Package in package semiconductor device.
  155. Hwang, Chan Ha; Sohn, Eun Sook; Choi, Ho; Kim, Byong Jin; Yu, Ji Yeon; Lee, Min Woo, Package in package semiconductor device with film over wire.
  156. Solimando, Michael James; Stone, William; Holmes, John; Healy, Christopher; Pendse, Rajendra; Yun, Sun, Package on package (PoP) device comprising thermal interface material (TIM) in cavity of an encapsulation layer.
  157. Matayabas, Jr.,James C.; Oskarsdottir,Gudbjorg H.; Patel,Mitesh C., Package stress management.
  158. Matayabas, Jr.,James C.; Oskarsdottir,Gudbjorg H.; Patel,Mitesh C., Package stress management.
  159. Akram Salman ; Wark James M., Packaged die on PCB with heat sink encapsulant.
  160. Akram, Salman; Wark, James M., Packaged die on PCB with heat sink encapsulant.
  161. Akram, Salman; Wark, James M., Packaged die on PCB with heat sink encapsulant and methods.
  162. Scranton Alec B. ; Rangarajan Bharath ; Baikerikar Kiran K., Photopolymerizable compositions for encapsulating microelectronic devices.
  163. Reynolds, Richard K.; Nance, Christopher J.; Cunningham, Andrew F., Plastic encapsulated energetic material initiation device.
  164. Reynolds, Richard K.; Nance, Christopher J.; Cunningham, Andrew F., Plastic encapsulated energetic material initiation device.
  165. Reynolds, Richard K; Nance, Christopher J; Cunningham, Andrew F, Plastic encapsulated energetic material initiation device.
  166. Glenn, Thomas P.; Jewler, Scott J.; Roman, David; Yee, Jae Hak; Moon, Doo Hwan, Plastic integrated circuit device package and method for making the package.
  167. Glenn, Thomas P., Plastic integrated circuit package and leadframe for making the package.
  168. Glenn,Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  169. Glenn,Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  170. Thomas P. Glenn, Plastic integrated circuit package and method and leadframe for making the package.
  171. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  172. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  173. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  174. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  175. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  176. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  177. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chips.
  178. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  179. Crowley, Sean T.; Anderson, William M.; Boland, Bradley D.; Bergman, Eelco, Power semiconductor package with strap.
  180. Miks, Jeffrey Alan; Schoonejongen, Ronald James, Pre-molded leadframe.
  181. Takano, Nozomu; Fukuda, Tomio; Miyatake, Masato; Ose, Masahisa, Prepreg, metal-clad laminate, and printed circuit board obtained from these.
  182. Fogelson, Harry J.; Bancod, Ludovico E.; dela Cruz, Gregorio G.; Palasi, Primitivo A.; Anderson, William M.; Syed, Ahmer, Reduced copper lead frame for saw-singulated chip package.
  183. Kim, Bong Chan; Kim, Do Hyung; Hwang, Chan Ha; Lee, Min Woo; Sohn, Eun Sook; Kang, Won Joon, Reduced profile stackable semiconductor package.
  184. Paek, Jong Sik, Reduced size semiconductor package with stacked dies.
  185. Kim, Bong Chan; Na, Jae Young; Song, Jae Kyu, Reduced size stacked semiconductor package and method of making the same.
  186. Tzu, Chung-Hsing; Shih, Jun-Chun; Chen, Kuang-Yang; Tan, Kuo-Chang; Ho, Hsi-Hsun; Liao, June-Wen; Wang, Ching-Huai, Reinforced die pad support structure.
  187. Miks, Jeffrey Alan; Miranda, John Armando, Reinforced lead-frame assembly for interconnecting circuits within a circuit module.
  188. Hayashi,Toshiaki; Furuta,Katsuhiro, Resin film and multilayer printed wiring board using thereof.
  189. Ozaki, Takayoshi; Ishikawa, Tomomi; Takahashi, Toru, Rotation detector, wheel bearing equipped therewith and process for manufacturing the same.
  190. Hu, Tom; Davis, Terry W.; Bancod, Ludovico E.; Shin, Won Dai, Saw and etch singulation method for a chip package.
  191. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  192. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  193. Hotta Yuji,JPX, Sealing label for sealing semiconductor element.
  194. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  195. Toyosawa Kenji,JPX ; Ohsono Mitsuaki,JPX, Semiconductor device and film carrier tape and respective manufacturing methods thereof.
  196. Do, Won Chul; Jung, Yeon Seung; Ko, Yong Jae, Semiconductor device and manufacturing method thereof.
  197. Teshima, Takanori, Semiconductor device and method for manufacturing semiconductor device.
  198. Do, Won Chul; Ko, Yong Jae, Semiconductor device comprising a conductive pad on a protruding-through electrode.
  199. Ishikawa Takae,JPX ; Mine Katsutoshi,JPX ; Naito Hiroyosi,JPX ; Yamakawa Kimio,JPX, Semiconductor device having a cured silicone coating with non uniformly dispersed filler.
  200. Iida, Atsuko; Onozuka, Yutaka; Itaya, Kazuhiko, Semiconductor device having an adhesive portion with a stacked structure and method for manufacturing the same.
  201. Teshima, Takanori, Semiconductor device having heat conducting plate.
  202. Fukuda,Yutaka; Nomura,Kazuhito; Nakase,Yoshimi, Semiconductor device having radiation structure.
  203. Mamitsu, Kuniaki; Hirai, Yasuyoshi, Semiconductor device having radiation structure.
  204. Mamitsu, Kuniaki; Hirai, Yasuyoshi, Semiconductor device having radiation structure.
  205. Mamitsu, Kuniaki; Hirai, Yasuyoshi, Semiconductor device having radiation structure.
  206. Mamitsu, Kuniaki; Hirai, Yasuyoshi, Semiconductor device having radiation structure.
  207. Mamitsu, Kuniaki; Hirai, Yasuyoshi; Nomura, Kazuhito; Fukuda, Yutaka; Kajimoto, Kazuo; Miyajima, Takeshi; Makino, Tomoatsu; Nakase, Yoshimi, Semiconductor device having radiation structure.
  208. Mamitsu,Kuniaki; Hirai,Yasuyoshi, Semiconductor device having radiation structure.
  209. Teshima, Takanori; Fukuda, Yutaka; Nakase, Yoshimi; Mamitsu, Kuniaki; Makino, Tomoatsu, Semiconductor device having radiation structure and method for manufacturing semiconductor device having radiation structure.
  210. Do, Won Chul; Jung, Yeon Seung; Ko, Yong Jae, Semiconductor device having through electrodes protruding from dielectric layer.
  211. Kim, Gwang Ho; Kim, Jin Seong; Park, Dong Joo; Kang, Dae Byoung, Semiconductor device including increased capacity leadframe.
  212. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  213. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  214. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands.
  215. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  216. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  217. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  218. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  219. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  220. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  221. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  222. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  223. Kim, Wan Jong; Do, Young Tak; Cho, Byong Woo, Semiconductor device with increased I/O leadframe including power bars.
  224. Kim, Hong Bae; Kim, Hyun Jun; Chung, Hyung Kook, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  225. Kim, Hyun Jun; Chung, Hyung Kook; Kim, Hong Bae, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  226. Ogino,Masahiko; Ueno,Takumi; Eguchi,Shuji; Nagai,Akira; Satoh,Toshiya; Ishii,Toshiaki; Kokaku,Hiroyoshi; Segawa,Tadanori; Tsuyuno,Nobutake; Nishimura,Asao; Anjoh,Ichiro, Semiconductor device, semiconductor wafer, semiconductor module, and a method of manufacturing semiconductor device.
  227. Kiso, Shigeo; Kataoka, Ichiro; Yamada, Satoru; Shiotsuka, Hidenori; Zenko, Hideaki, Semiconductor encapsulant resin having an additive with a gradient concentration.
  228. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package.
  229. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package.
  230. Kim,Do Hyung; Jeon,Hyung Il; Park,Doo Hyun, Semiconductor package and its manufacturing method.
  231. Paek, Jong Sik, Semiconductor package and method for manufacturing the same.
  232. Paek, Jong Sik, Semiconductor package and method for manufacturing the same.
  233. Jae Hak Yee KR; Young Suk Chung KR; Jae Jin Lee KR; Terry Davis ; Chung Suk Han KR; Jae Hun Ku KR; Jae Sung Kwak KR; Sang Hyun Ryu KR, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  234. Yee, Jae Hak; Chung, Young Suk; Lee, Jae Jin; Davis, Terry; Han, Chung Suk; Ku, Jae Hun; Kwak, Jae Sung; Ryu, Sang Hyun, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  235. Yee, Jae Hak; Chung, Young Suk; Lee, Jae Jin; Davis, Terry; Han, Chung Suk; Ku, Jae Hun; Kwak, Jae Sung; Ryu, Sang Hyun, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  236. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  237. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  238. Lee, Sun Goo; Jang, Sang Jae; Lee, Choon Heung; Yoshida, Akito, Semiconductor package capable of die stacking.
  239. Lee, Sun Goo; Lee, Choon Heung; Lee, Sang Ho, Semiconductor package exhibiting efficient lead placement.
  240. Jang, Sung Sik, Semiconductor package having improved adhesiveness and ground bonding.
  241. Jang,Sung Sik, Semiconductor package having improved adhesiveness and ground bonding.
  242. Smith, Lee J., Semiconductor package having leadframe with exposed anchor pads.
  243. Smith, Lee J., Semiconductor package having leadframe with exposed anchor pads.
  244. Lee,Tae Heon; Seo,Mu Hwan, Semiconductor package having reduced thickness.
  245. Lee,Tae Heon; Seo,Mu Hwan, Semiconductor package having reduced thickness.
  246. Paek, Jong Sik, Semiconductor package including flip chip.
  247. Paek,Jong Sik, Semiconductor package including flip chip.
  248. Foster, Donald Craig, Semiconductor package including isolated ring structure.
  249. Lee,Seung Ju; Do,Won Chul; Lee,Kwang Eung, Semiconductor package including leads and conductive posts for providing increased functionality.
  250. Yang, Jun Young; Lee, Sun Goo; Lee, Choon Heung, Semiconductor package including low temperature co-fired ceramic substrate.
  251. Miks, Jeffrey Alan, Semiconductor package including ring structure connected to leads with vertically downset inner ends.
  252. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package including stacked chips with aligned input/output pads.
  253. Yang,Sung Jin; Ha,Sun Ho; Kim,Ki Ho; Son,Sun Jin, Semiconductor package with chamfered corners and method of manufacturing the same.
  254. Perez, Erasmo; Roman, David T., Semiconductor package with exposed die pad and body-locking leadframe.
  255. Perez, Erasmo; Roman, David T., Semiconductor package with exposed die pad and body-locking leadframe.
  256. St. Amand, Roger D.; Perelman, Vladimir, Semiconductor package with fast power-up cycle and method of making same.
  257. Lee, Chang Deok; Na, Do Hyun, Semiconductor package with half-etched locking features.
  258. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making same.
  259. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making the same.
  260. Lee, Choon Heung; Foster, Donald C.; Choi, Jeoung Kyu; Kim, Wan Jong; Youn, Kyong Hoon; Lee, Sang Ho; Lee, Sun Goo, Semiconductor package with increased number of input and output pins.
  261. Lee,Choon Heung; Foster,Donald C.; Choi,Jeoung Kyu; Kim,Wan Jong; Youn,Kyong Hoon; Lee,Sang Ho; Lee,Sun Goo, Semiconductor package with increased number of input and output pins.
  262. Jeong, Jung Ho; Hong, Jong Chul; Kim, Eun Deok, Semiconductor package with optimized leadframe bonding strength.
  263. Kim, Do Hyeong; Kim, Bong Chan; Kim, Yoon Joo; Chung, Ji Young, Semiconductor package with patterning layer and method of making same.
  264. Hu, Tom; Davis, Terry W.; Bancod, Ludovico, Semiconductor package with singulation crease.
  265. Iino, Chie; Matsumura, Takeshi; Shiga, Goji; Morita, Kosuke, Sheet for sealing and method for manufacturing semiconductor device using said sheet for sealing.
  266. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  267. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  268. Suehiro, Yoshinobu; Inoue, Mitsuhiro; Kato, Hideaki; Hadame, Kunihiro; Tohmon, Ryoichi; Wada, Satoshi; Ota, Koichi; Aida, Kazuya; Watanabe, Hiroki; Yamamoto, Yoshinori; Ohtsuka, Masaaki; Sawanobori, Naruhito, Solid element device and method for manufacturing the same.
  269. Suehiro, Yoshinobu; Inoue, Mitsuhiro; Kato, Hideaki; Hadame, Kunihiro; Tohmon, Ryoichi; Wada, Satoshi; Ota, Koichi; Aida, Kazuya; Watanabe, Hiroki; Yamamoto, Yoshinori; Ohtsuka, Masaaki; Sawanobori, Naruhito, Solid element device and method for manufacturing the same.
  270. Suehiro, Yoshinobu; Inoue, Mitsuhiro; Kato, Hideaki; Hadame, Kunihiro; Tohmon, Ryoichi; Wada, Satoshi; Ota, Koichi; Aida, Kazuya; Watanabe, Hiroki; Yamamoto, Yoshinori; Ohtsuka, Masaaki; Sawanobori, Naruhito, Solid element device and method for manufacturing the same.
  271. He,Xiping; Tomaso,Torey, Sprayable adhesive material for laser marking semiconductor wafers and dies.
  272. Moden Walter L. ; Corisis David J. ; Mess Leonard E. ; Kinsman Larry D., Stackable ceramic FBGA for high thermal applications.
  273. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic FBGA for high thermal applications.
  274. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic FBGA for high thermal applications.
  275. Moden,Walter L.; Corisis,David J.; Mess,Leonard E.; Kinsman,Larry D., Stackable ceramic FBGA for high thermal applications.
  276. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic fbga for high thermal applications.
  277. Crowley,Sean Timothy; Alvarez,Angel Orabuena; Yang,Jun Young, Stackable semiconductor package and method for manufacturing same.
  278. Heo, Byong II, Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same.
  279. Scanlan, Christopher M.; Berry, Christopher J., Stackable semiconductor package including laminate interposer.
  280. Huemoeller,Ronald Patrick; Rusli,Sukianto; Hiner,David Jon, Stacked embedded leadframe.
  281. Kim, Yoon Joo; Kim, In Tae; Chung, Ji Young; Kim, Bong Chan; Kim, Do Hyung; Ha, Sung Chul; Lee, Sung Min; Song, Jae Kyu, Stacked semiconductor package and method of making same.
  282. McCann,David R.; Groover,Richard L.; Hoffman,Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  283. McCann,David R.; Groover,Richard L.; Hoffman,Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  284. McLellan,Neil; Pedron,Serafin; Higgins, III,Leo M.; Tsang,Kwok Cheung; Kwan,Kin Pui, Thin array plastic package without die attach pad and process for fabricating the same.
  285. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  286. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  287. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  288. Hiner, David Jon; Huemoeller, Ronald Patrick, Through via connected backside embedded circuit features structure and method.
  289. Hiner, David Jon; Huemoeller, Ronald Patrick, Through via connected backside embedded circuit features structure and method.
  290. Huemoeller, Ronald Patrick; Reed, Frederick Evans; Hiner, David Jon; Lee, Kiwook, Through via nub reveal method and structure.
  291. Huemoeller, Ronald Patrick; Reed, Frederick Evans; Hiner, David Jon; Lee, Kiwook, Through via nub reveal method and structure.
  292. Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Through via recessed reveal structure and method.
  293. Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Through via recessed reveal structure and method.
  294. Huemoeller, Ronald Patrick; Lie, Russ; Hiner, David, Two-sided fan-out wafer escape package.
  295. Huemoeller,Ronald Patrick; Lie,Russ; Hiner,David, Two-sided wafer escape package.
  296. Huemoeller,Ronald Patrick; Lie,Russ; Hiner,David, Two-sided wafer escape package.
  297. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  298. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  299. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  300. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  301. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  302. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  303. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  304. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  305. Huemoeller,Ronald Patrick; Rusli,Sukianto; Razu,David, Wafer level package and fabrication method.
  306. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package fabrication method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로