$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High conductivity interconnection line 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
출원번호 US-0463805 (1995-06-05)
발명자 / 주소
  • Wollesen Donald L. (Saratoga CA)
출원인 / 주소
  • Advanced Micro Devices, Inc. (Sunnyvale CA 02)
인용정보 피인용 횟수 : 220  인용 특허 : 3

초록

High conductivity interconnection lines are formed of high conductivity material, such as copper, employing barrier layers impervious to the diffusion of copper atoms. Higher operating speeds are obtained with conductive interconnection lines, preferably copper interconnection lines, formed above th

대표청구항

A semiconductor device, comprising: a semiconductor substrate; a plurality of levels of dielectric layers and aluminum conductive layers formed on the semiconductor substrate, wherein an upper aluminum conductive layer constitutes a wire bonding layer for external connection thereto; and a high cond

이 특허에 인용된 특허 (3)

  1. Tokunaga Takafumi (Tokorozawa JPX) Tsuneoka Masatoshi (Ohme JPX) Mizukami Koichiro (Akishima JPX), Process for producing semiconductor integrated circuit device having copper interconnections and/or wirings, and device.
  2. Shimizu Yoshio (Kitakyushu JPX) Kotani Shoji (Kitakyushu JPX) Kawaguchi Masatugi (Kitakyushu JPX), Semiconductor device having a mechanical buffer.
  3. Tsuneoka Masatoshi (Ohme JPX) Horiuchi Mitsuaki (Hachioji JPX), Semiconductor integrated circuit device.

이 특허를 인용한 특허 (220)

  1. Bhatt, Hemanshu; Vijay, Dilip; Pallinti, Jayanthi; Sun, Sey-Shing; Ying, Hong; Kao, Chiyi, Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing.
  2. Lee, Hsien-Ming; Tsai, Minghsing; Jang, Syun-Ming, Approach for reducing copper line resistivity.
  3. Lee, Hsien-Ming; Tsai, Minghsing; Jang, Syun-Ming, Approach for reducing copper line resistivity.
  4. Antol, Joze E.; Osenbach, John W.; Steiner, Kurt G., Bond pad support structure for semiconductor device.
  5. Lin, Shi-Tron; Chan, Chin-Jong, Bond-pad with pad edge strengthening structure.
  6. Parthasarathy, Vijay; Banerjee, Sujit; Manley, Martin H., Checkerboarded high-voltage vertical transistor layout.
  7. Parthasarathy, Vijay; Banerjee, Sujit; Manley, Martin H., Checkerboarded high-voltage vertical transistor layout.
  8. Parthasarathy, Vijay; Banerjee, Sujit; Manley, Martin H., Checkerboarded high-voltage vertical transistor layout.
  9. Lee, Jin-Yuan; Lo, Hsin-Jung, Chip assembly with interconnection by metal bump.
  10. Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Li-Ren; Lo, Hsin-Jung, Chip package and method for fabricating the same.
  11. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  12. Lin, Mou-Shiung; Chou, Chiu-Ming, Chip structure.
  13. Lin, Mou-Shiung; Chou, Chiu-Ming, Chip structure.
  14. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang; Lo, Hsin-Jung, Chip structure.
  15. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  16. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  17. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
  18. Lin,Mou Shiung, Chip structure with redistribution traces.
  19. Thomas H. DiStefano ; John W. Smith, Chip with internal signal routing in external element.
  20. Liu Chung-Shi,TWX ; Chang Chung-Long,TWX ; Yu Chen-Hua,TWX, Copper chemical-mechanical-polishing (CMP) dishing.
  21. Fei Wang ; Jerry Cheng ; Simon S. Chan ; Todd Lukanc, Dual damascene arrangement for metal interconnection with low k dielectric constant materials in dielectric layers.
  22. Wang Fei ; Cheng Jerry ; Chan Simon S. ; Lukanc Todd, Dual damascene arrangement for metal interconnection with low k dielectric constant materials in dielectric layers.
  23. Fei Wang ; Jerry Cheng ; Darrell M. Erb, Dual damascene arrangement for metal interconnection with oxide dielectric layer and low K dielectric constant layer.
  24. Wang Fei ; Cheng Jerry ; Lukanc Todd, Dual damascene arrangements for metal interconnection with low k dielectric constant materials and nitride middle etch stop layer.
  25. Wu Shye-Lin,TWX, Dual damascene multi-level metallization and interconnection structure.
  26. Saitoh, Kazuto, Electronic device and method of producing same.
  27. Sutardja,Sehat; Wu,Albert; Lee,Jin Yuan; Lin,Mou Shiung, Fabrication of wire bond pads over underlying active devices, passive devices and/or dielectric layers in integrated circuits.
  28. Saito,Tatsuyuki; Noguchi,Junji; Yamaguchi,Hizuru; Owada,Nobuo, Fabrication process for a semiconductor integrated circuit device.
  29. Parthasarathy,Vijay, Gate metal routing for transistor with checkerboarded layout.
  30. Parthasarathy, Vijay; Manley, Martin H., Gate pullback at ends of high-voltage vertical transistor structure.
  31. Parthasarathy, Vijay; Manley, Martin H., Gate pullback at ends of high-voltage vertical transistor structure.
  32. Parthasarathy, Vijay; Banerjee, Sujit, High-voltage field-effect transistor having multiple implanted layers.
  33. Disney, Donald Ray; Darwish, Mohamed, High-voltage lateral transistor with a multi-layered extended drain structure.
  34. Disney, Donald Ray; Darwish, Mohamed, High-voltage lateral transistor with a multi-layered extended drain structure.
  35. Disney, Donald Ray; Paul, Amit, High-voltage lateral transistor with a multi-layered extended drain structure.
  36. Disney,Donald Ray; Paul,Amit, High-voltage lateral transistor with a multi-layered extended drain structure.
  37. Disney, Donald Ray, High-voltage transistor with JFET conduction channels.
  38. Disney, Donald Ray, High-voltage transistor with buried conduction layer.
  39. Donald Ray Disney, High-voltage transistor with buried conduction layer.
  40. Rumennik Vladimir ; Disney Donald R. ; Ajit Janardhanan S., High-voltage transistor with multi-layer conduction region.
  41. Rumennik, Valdimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  42. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  43. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  44. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  45. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  46. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  47. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., High-voltage transistor with multi-layer conduction region.
  48. Banerjee,Sujit; Disney,Donald Ray, High-voltage vertical transistor with a multi-gradient drain doping profile.
  49. Banerjee,Sujit; Disney,Donald Ray, High-voltage vertical transistor with a multi-gradient drain doping profile.
  50. Disney, Donald Ray, High-voltage vertical transistor with a multi-layered extended drain structure.
  51. Disney, Donald Ray, High-voltage vertical transistor with a multi-layered extended drain structure.
  52. Disney, Donald Ray, High-voltage vertical transistor with a multi-layered extended drain structure.
  53. Disney, Donald Ray, High-voltage vertical transistor with a multi-layered extended drain structure.
  54. Disney, Donald Ray, High-voltage vertical transistor with edge termination structure.
  55. Disney, Donald Ray, High-voltage vertical transistor with edge termination structure.
  56. Daubenspeck, Timothy H.; McDevitt, Thomas L.; Motsiff, William T.; Nye, III, Henry A., Insulative cap for laser fusing.
  57. Daubenspeck, Timothy H.; McDevitt, Thomas L.; Motsiff, William T.; Nye, III, Henry A., Insulative cap for laser fusing.
  58. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  59. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  60. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  61. Lin, Mou-Shiung; Lee, Jin-Yuan, Integrated circuit and method for fabricating the same.
  62. Lin, Mou-Shiung; Lee, Jin-Yuan, Integrated circuit and method for fabricating the same.
  63. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  64. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  65. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  66. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  67. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  68. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  69. Harvey Ian, Integrated circuit device interconnection techniques.
  70. Antol, Joze Eura; Osenbach, John William; Weachock, Ronald James, Integrated circuit package including wire bonds.
  71. Yin, Zhiping; Jost, Mark E., Interconnect structures with interlayer dielectric.
  72. Rhodes,Howard E., Local multilayered metallization.
  73. Rhodes,Howard E., Local multilayered metallization.
  74. Lombardo, Salvatore; Nicotra, Maria Concetta; Pinto, Angelo, Manufacturing process of a germanium implanted HBT bipolar transistor.
  75. Tao Jiang ; Fang Peng, Metallization stack structure to improve electromigration resistance and keep low resistivity of ULSI interconnects.
  76. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  77. Li Weipang ; Tummala Rao R., Method for manufacturing a multilayer wiring substrate.
  78. Sergey Lopatin, Method of electrochemical formation of high Tc superconducting damascene interconnect for integrated circuit.
  79. Disney, Donald Ray, Method of fabricating a high-voltage transistor.
  80. Disney, Donald Ray, Method of fabricating a high-voltage transistor with a multi-layered extended drain structure.
  81. Disney, Donald Ray, Method of fabricating a high-voltage transistor with a multi-layered extended drain structure.
  82. Disney, Donald Ray, Method of fabricating a high-voltage transistor with a multi-layered extended drain structure.
  83. Disney, Donald Ray, Method of fabricating a high-voltage transistor with an extended drain structure.
  84. Disney, Donald Ray, Method of fabricating a high-voltage transistor with an extended drain structure.
  85. Disney, Donald Ray, Method of fabricating a high-voltage transistor with an extended drain structure.
  86. Disney,Donald Ray, Method of fabricating a high-voltage transistor with an extended drain structure.
  87. Disney, Donald Ray, Method of fabricating complementary high-voltage field-effect transistors.
  88. Yin,Zhiping; Jost,Mark, Method of forming interconnect structure with interlayer dielectric.
  89. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., Method of making a high-voltage transistor with buried conduction regions.
  90. Rumennik, Vladimir; Disney, Donald R.; Ajit, Janardhanan S., Method of making a high-voltage transistor with buried conduction regions.
  91. Rumennik Vladimir ; Disney Donald R. ; Ajit Janardhanan S., Method of making a high-voltage transistor with multiple lateral conduction layers.
  92. Yin, Zhiping; Jost, Mark, Method of making an electrical device including an interconnect structure.
  93. Sone, Shuji, Method of manufacturing semiconductor device.
  94. Lee, Jin Yuan; Chen, Ying Chih; Lin, Mou Shiung, Method of wire bonding over active area of a semiconductor circuit.
  95. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  96. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  97. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  98. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  99. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  100. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  101. Jang Syun-Ming,TWX ; Liang Mong-Song,TWX, Method to improve the adhesion of a molding compound to a semiconductor chip comprised with copper damascene structures.
  102. Givens, John H.; Jost, Mark E., Methods for utilization of disappearing silicon hard mask for fabrication of semiconductor structures.
  103. Woods Paul R. ; Perez Ignacio J., Modifiable semiconductor circuit element.
  104. Evers Sven ; Clyne Craig T., Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  105. Evers Sven ; Clyne Craig T., Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  106. Evers Sven ; Clyne Craig T., Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  107. Evers, Sven; Clyne, Craig T., Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  108. Evers, Sven; Clyne, Craig T., Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  109. Evers, Sven; Clyne, Craig T., Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  110. Sven Evers ; Craig T. Clyne, Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  111. Sven Evers ; Craig T. Clyne, Non-conductive and self-leveling leadframe clamp insert for wirebonding integrated circuits.
  112. Lin, Mou-Shiung; Lee, Jin-Yuan, Non-cyanide gold electroplating for fine-line gold traces and gold pads.
  113. Yin Zhiping ; Jost Mark, Plasma treatment of an interconnect surface during formation of an interlayer dielectric.
  114. Agnello Paul D. ; Buchwalter Leena P. ; Hummel John ; Luther Barbara ; Stamper Anthony K., Plasma treatment to enhance inorganic dielectric adhesion to copper.
  115. Buchwalter Leena P. ; Luther Barbara ; Agnello Paul D. ; Hummel John P. ; Kane Terence Lawrence ; Manger Dirk Karl ; McLaughlin Paul Stephen ; Stamper Anthony Kendall ; Wang Yun Yu, Plasma treatment to enhance inorganic dielectric adhesion to copper.
  116. Buchwalter, Leena P.; Luther, Barbara; Agnello, Paul D.; Hummel, John P.; Kane, Terence Lawrence; Manger, Dirk Karl; McLaughlin, Paul Stephen; Stamper, Anthony Kendall; Wang, Yun Yu, Plasma treatment to enhance inorganic dielectric adhesion to copper.
  117. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  118. Lin, Mou Shiung; Lee, Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  119. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  120. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  121. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  122. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  123. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  124. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  125. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  126. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  127. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  128. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  129. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  130. Lin, Mou Shiung; Lee, Jin Yuan, Post passivation interconnection schemes on top of IC chips.
  131. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chips.
  132. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chips.
  133. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chips.
  134. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
  135. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  136. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  137. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
  138. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
  139. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
  140. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  141. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  142. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  143. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
  144. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
  145. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
  146. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  147. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  148. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation method for semiconductor chip or wafer.
  149. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation structure for semiconductor chip or wafer.
  150. Shih, Chih Chao; Huang, Cheng Lin; Hsieh, Ching Hua; Shue, Shau Lin, Reducing resistivity in interconnect structures by forming an inter-layer.
  151. Huang, Cheng-Lin, Reducing resistivity in interconnect structures of integrated circuits.
  152. Archer, III, Vance D.; Ayukawa, Michael C.; Bachman, Mark A.; Chesire, Daniel P.; Kang, Seung H.; Kook, Taeho; Merchant, Sailesh M.; Steiner, Kurt G., Routing under bond pad for the replacement of an interconnect layer.
  153. Parthasarathy, Vijay; Grabowski, Wayne Bryan, Segmented pillar layout for a high-voltage vertical transistor.
  154. Wang Fei ; Cheng Jerry ; Lukanc Todd, Self-aligned dual damascene arrangement for metal interconnection with low k dielectric constant materials and nitride middle etch stop layer.
  155. Wang Fei ; Cheng Jerry, Self-aligned dual damascene arrangement for metal interconnection with low k dielectric constant materials and oxide etch stop layer.
  156. Wang Fei ; Cheng Jerry ; Erb Darrell M., Self-aligned dual damascene arrangement for metal interconnection with oxide dielectric layer and low k dielectric constant layer.
  157. Lin, Mou-Shiung; Lee, Jin-Yuan, Semiconductor chip structure.
  158. Lin, Mou-Shiung; Yen, Huei-Mei; Lo, Hsin-Jung; Chou, Chiu-Ming; Chen, Ke-Hung, Semiconductor chip with a bonding pad having contact and test areas.
  159. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  160. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  161. Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Ching-San; Lin, Mou-Shiung, Semiconductor chip with passivation layer comprising metal interconnect and contact pads.
  162. Lin, Mou-Shiung; Lo, Hsin-Jung; Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Ching-San, Semiconductor chip with post-passivation scheme formed over passivation layer.
  163. Lin, Mou-Shiung; Lo, Hsin-Jung; Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Ching-San, Semiconductor chip with post-passivation scheme formed over passivation layer.
  164. Matsuo,Mie, Semiconductor device.
  165. Akagawa, Masafumi; Horio, Masahiro, Semiconductor device and fabrication process thereof.
  166. Minakshisundaran Balasubramanian Anand JP, Semiconductor device and method of manufacturing the same.
  167. Minakshisundaran Balasubramanian Anand JP, Semiconductor device and method of manufacturing the same.
  168. Anand, Minakshisundaran Balasubramanian, Semiconductor device having a plurality of conductive layers.
  169. Saito, Tatsuyuki; Noguchi, Junji; Yamaguchi, Hizuru; Owada, Nobuo, Semiconductor integrated circuit device and fabrication process thereof.
  170. Saito, Tatsuyuki; Noguchi, Junji; Yamaguchi, Hizuru; Owada, Nobuo, Semiconductor integrated circuit device and fabrication process thereof.
  171. Saito, Tatsuyuki; Noguchi, Junji; Yamaguchi, Hizuru; Owada, Nobuo, Semiconductor integrated circuit device with vertically stacked conductor interconnections.
  172. Yamate Masahiro,JPX ; Kobayashi Yasutaka,JPX, Semiconductor memory.
  173. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  174. Parthasarathy, Vijay; Banerjee, Sujit; Manley, Martin H., Sensing FET integrated with a high-voltage transistor.
  175. Bachman, Mark A.; Bitting, Donald S.; Chittipeddi, Sailesh; Kang, Seung H.; Merchant, Sailesh M., Solder bump structure for flip chip semiconductor devices and method of manufacturing therefore.
  176. Lin, Mou-Shiung; Lei, Ming-Ta; Lin, Chuen-Jye, Structure and manufacturing method of a chip scale package.
  177. Wu Juan-Yuan,TWX ; Lur Water,TWX, Structure of a dual damascene.
  178. Wu Juan-Yuan,TWX ; Lur Water,TWX, Structure of a dual damascene.
  179. Chou, Chiu-Ming; Lin, Mou-Shiung, Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures.
  180. Sergey Lopatin, Superconducting damascene interconnected for integrated circuit.
  181. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  182. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  183. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  184. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  185. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  186. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  187. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  188. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  189. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  190. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  191. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  192. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  193. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  194. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  195. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  196. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  197. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  198. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  199. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  200. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  201. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  202. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  203. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  204. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  205. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  206. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  207. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  208. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  209. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  210. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  211. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
  212. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Top layers of metal for integrated circuits.
  213. Jang Syun-Ming,TWX, Top metal and passivation procedures for copper damascene structures.
  214. Subramanian, Ramkumar; Yang, Wenge, Use of organic spin on materials as a stop-layer for local interconnect, contact and via layers.
  215. Givens, John H.; Jost, Mark E., Utilization of disappearing silicon hard mask for fabrication of semiconductor structures.
  216. Givens, John H.; Jost, Mark E., Utilization of disappearing silicon hard mask for fabrication of semiconductor structures.
  217. John H. Givens ; Mark E. Jost, Utilization of disappearing silicon hard mask for fabrication of semiconductor structures.
  218. Georgescu, Sorin Stefan; Grabowski, Wayne Byran; Varadarajan, Kamal Raj; Zhu, Lin; Yang, Kuo-Chang Robert, Vertical transistor device structure with cylindrically-shaped regions.
  219. Lin, Mou-Shiung, Wirebond over post passivation thick metal.
  220. Yamamoto,Hiroshi, Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로