초록 ▼

A method and system, for use in a communication system in which data is transmitted in data frames of a predetermined time duration, for the positioning of the data within the data frames for transmission. A computation circuit computes according to the deterministic code a pseudorandom position for

A method and system, for use in a communication system in which data is transmitted in data frames of a predetermined time duration, for the positioning of the data within the data frames for transmission. A computation circuit computes according to the deterministic code a pseudorandom position for the data within each data frame. A positioning circuit positions the data within each data frame in the computed position.

대표청구항 ▼

In a communication system in which data is transmitted in data frames of a predetermined time duration and defining a predetermined number of time slots, a system for positioning variable rate data within said time slots comprising: a computation circuit that receives a first pseudorandom (PN) code

In a communication system in which data is transmitted in data frames of a predetermined time duration and defining a predetermined number of time slots, a system for positioning variable rate data within said time slots comprising: a computation circuit that receives a first pseudorandom (PN) code at an input determines from said first PN code pseudorandomly selected time slots within a data frame and has an output at which an indication of said selected time slots are provided; wherein said computation circuit comprises a logic circuit comprising: latch circuitry having an input for receiving said first PN code, said latch circuitry storing at a predetermined time for each data frame a portion of said PN code, and an output for providing said stored PN code portion; counter logic that identifies each time slot within each data frame having an output at which an identification of each time slot is provided; selection logic having inputs coupled to said latch circuitry output and said counter logic output, and an output for providing said selected bits of said stored PN code portion; and determination logic having an input coupled to said selection logic output and an output at which is provided an indication of each selected time slot; and a gating circuit having a first input coupled to said computation circuit output, a second input for receiving an input frame of data, said gating circuit responsive to said indication for selectively deleting bits of data in time slots of said data frame other than said selected time slots, and having an output at which said data at said selected time slots is provided in an output frame of data.