$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Bus interface to a RAID architecture 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
  • G06F-011/10
출원번호 US-0571386 (1995-12-13)
발명자 / 주소
  • Kabenjian Gregory V. (Duarte CA)
출원인 / 주소
  • AST Research, Inc. (Irvine CA 02)
인용정보 피인용 횟수 : 65  인용 특허 : 0

초록

A file server system provides increased bandwidth between a processor, a memory and a redundant array of inexpensive disks (RAID). The file server includes a processor connected to a processor bus. A first bridging circuit couples the processor bus to a peripheral bus. An array of disks is controlle

대표청구항

A file server system which provides increased bandwidth between a processor, a memory and a redundant array of inexpensive disks (RAID) subsystem, said file server system comprising: a processor connected to a processor bus; a peripheral bus coupled to said processor bus by a first bridging circuit,

이 특허를 인용한 특허 (65)

  1. Bruce, Rolando H.; Cantong, Richard A.; Fuentes, Marizonne O., Adaptive power cycle sequences for data recovery.
  2. Bruce, Rolando H.; Cantong, Richard A.; Fuentes, Marizonne O., Adaptive power cycle sequences for data recovery.
  3. Maharana, Parag R.; Thangaraj, Senthil M.; Smith, Gerald E., Address buffer mode switching for varying request sizes.
  4. Ponce, Cyrill C.; Fuentes, Marizonne Operio; Noble, Gianico Geonzon, Bit-mapped DMA and IOC transfer with dependency table comprising plurality of index fields in the cache for DMA transfer.
  5. Ponce, Cyrill C.; Fuentes, Marizonne O.; Noble, Gianico G., Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system.
  6. Ponce, Cyrill C.; Fuentes, Marizonne O.; Noble, Gianico G., Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system.
  7. Beardsley Brent Cameron ; Jones Carl Evan ; Wade Forrest Lee, Bridge failover system.
  8. Bruce, Ricardo H.; Ponce, Cyrill Coronel; Espuerta, Jarmie De La Cruz; Verdan, Marlon Basa, Bus arbitration with routing and failover mechanism.
  9. Bruce, Ricardo H.; Ponce, Cyrill Coronel; Espuerta, Jarmie Dela Cruz, Bus arbitration with routing and failover mechanism.
  10. Solomon, Richard L., Bus interface system with two separate data transfer interfaces.
  11. Manlapat, Alvin Anonuevo; Beleno, Ian Victor Pasion, Copying of power-on reset sequencer descriptor from nonvolatile memory to random access memory.
  12. Brink, Peter C.; Boyd, Richard G.; Skerry, Brian J., DMA transfers of sets of data and an exclusive or (XOR) of the sets of data.
  13. Brian Arsenault ; Victor W. Tung ; Jeffrey Stoddard Kinne, Data storage system.
  14. Fenol, Marvin Dela Cruz; Abad, Jik-Jik Oyong; Pestano, Precious Nezaiah Umali, Data storage system.
  15. James Arthur McDonald ; John Peter Herz ; Mitchell Allen Altman ; William Edward Smith, III, Disk array controller, and components thereof, for use with ATA disk drives.
  16. McDonald, James Arthur; Herz, John Peter; Altman, Mitchell Allen; Smith, III, William Edward, Disk array system with controllers that automate host side of ATA interface.
  17. Bruce, Rolando H.; Lanuza, Reyjan C.; Lukban, Jose Miguel N.; Arcedera, Mark Ian A.; Chong, Ryan C., Electronic storage device.
  18. Bruce, Rolando H.; Lanuza, Reyjan C.; Lukban, Jose Miguel N.; Arcedera, Mark Ian A.; Chong, Ryan C., Electronic storage device.
  19. Manlapat, Alvin Anonuevo; Beleno, Ian Victor Pasion, Embedded system boot from a storage device.
  20. Manlapat, Alvin Anonuevo; Beleno, Ian Victor Pasion, Embedded system boot from a storage device.
  21. Ricaborda, Amor Leo Saing; Abitria, Alain Vincent Villaranda; Orcullo, Rose Fay M., Exchange message protocol message transmission between two devices.
  22. Beardsley Brent C. ; Benhase Micheal T., Failover and failback system for a direct access storage device.
  23. Beardsley Brent C. ; Kalos Matthew Joseph ; Knowlden Ronald Robert, Failover system for a DASD storage controller reconfiguring a first processor, a bridge, a second host adaptor, and a second device adaptor upon a second processor failure.
  24. Talagala, Nisha D.; Lee, Whay S.; Wu, Chia Y.; Roskow, Marc T.; Chong, Jr., Fay; Rettberg, Randall D., Field replaceable storage array.
  25. David, Raquel Bautista; Climaco, Joey Barreto, Flash electronic disk with RAID controller.
  26. Lubbers, Clark Edward; Roberson, Randy L.; Shen, Diana, Generic storage container for allocating multiple data formats.
  27. Ponce, Cyrill; Fuentes, Marizonne Operio; Noble, Gianico Geonzon, Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained.
  28. Dellacona,Richard, High speed information processing and mass storage system and method, particularly for information and application servers.
  29. McDonald James Arthur ; Herz John Peter ; Altman Mitchell Allen ; Smith ; III William Edward, High-performance bus architecture for disk array system.
  30. Salazar, Lawrence Moldez; Chiw, Bernard Sherwin Leung, IOC to IOC distributed caching architecture.
  31. Rodriguez, Jorge R.; Gardner, Darryl Edward, Integrated RAID system with the capability of selecting between software and hardware RAID.
  32. Day Brian A. ; Weber Bret S. ; Jander Mark J., Integrated single chip dual mode raid controller.
  33. Cristobal, Arnaldo; Verdan, Marlon, Interrupt coalescing.
  34. Bruce, Rey H.; Bruce, Ricardo H.; Tagayo-Villapana, Elsbeth Lauren, Memory transaction with reduced latency.
  35. Roberson, Randy L.; Lubbers, Clark Edward, Metadata for a grid based data storage system.
  36. Porterfield A. Kent ; LaBerge Paul A. ; Jeddeloh Joe M., Method and system for concurrent computer transaction processing.
  37. Porterfield A. Kent ; LaBerge Paul A. ; Jeddeloh Joe M., Method and system for concurrent computer transaction processing.
  38. Porterfield A. Kent ; Laberge Paul A. ; Jeddeloh Joe M., Method and system for concurrent computer transaction processing.
  39. Ricaborda, Amor Leo Saing; Abitria, Alain Vincent Villaranda; Orcullo, Rose Fay M., Method for transferring and receiving frames across PCI express bus for SSD device.
  40. Benhase, Michael Thomas; Burton, David Alan; Morton, Robert Louis, Method, system, and program for initializing a storage space.
  41. Bruce, Ricardo H.; Chiw, Bernard Sherwin Leung; Somera, Margaret Anne Nadonga, Multi-level message passing descriptor.
  42. Bruce, Ricardo H.; Chiw, Bernard Sherwin Leung; Somera, Margaret Anne Nadonga, Multi-level message passing descriptor.
  43. Bruce, Rolando H.; Dela Cruz, Elmer Paule; Arcedera, Mark Ian Alcid, Multi-leveled cache management in a hybrid storage system.
  44. Bruce, Rolando H.; Dela Cruz, Elmer Paule; Arcedera, Mark Ian Alcid, Multi-leveled cache management in a hybrid storage system.
  45. Bruce, Ricardo H.; Villapana, Elsbeth Lauren Tagayo; Baylon, Joel Alonzo, Multilevel memory bus system.
  46. Bruce, Ricardo H.; Espuerta, Jarmie De La Cruz; Verdan, Marlon Basa, Network of memory systems.
  47. Penry David A., Partial parity correction logic.
  48. Fujimura Atsushi,JPX ; Morita Kazuo,JPX, Plural disk unit apparatus providing high-density mounting of disk units and peripheral units.
  49. Dunn, David, Processor modifications to increase computer system security.
  50. Lee Joon,KRX, RAID controller card coupled via first and second edge connectors to the system bus and on-board SCSI controller respectfully.
  51. Wu Chiung-Shien,TWX ; Ma Gin-Kou,TWX ; Yang Muh-Rong,TWX, Scalable architecture for media-on-demand servers.
  52. Bruce, Ricardo H.; Santos, Avnher Villar; Verdan, Marlon Basa; Villapana, Elsbeth Lauren Tagayo, Scatter-gather approach for parallel data transfer in a mass storage system.
  53. Alexander, III, Walter W.; Stelter, Wesley H.; Campbell, Robert G., Selectively operating a host's device controller in a first mode or a second mode.
  54. Raffiñan, Edzel Gerald Dela Cruz, Self-test solution for delay locked loops.
  55. Raffiñan, Edzel Gerald Dela Cruz, Self-test solution for delay locked loops.
  56. Cheng, James; Liu, Meng-Hsien, Signal switch apparatus.
  57. Mangay-Ayam, Jr., Rogelio Gazmen; Esguerra, Elbert Castro; Parazo, Jerico Alge; Galvez, Christopher Dayego; Cruz, Allan Famitanco, Solid state drive with improved enclosure assembly.
  58. Arakawa,Hiroshi; Oeda,Takashi; Matsunami,Naoto; Ito,Ryusuke, Storage system having virtualized resource.
  59. Bruce, Rey H.; Climaco, Joey B.; Mateo, Noeme P., Storage system with distributed ECC capability.
  60. Shatil, Arod; Avni, Haim, Storage system with internal LAN.
  61. Dunn, David A., System management mode code modifications to increase computer system security.
  62. Bruce, Ricardo H.; Verdan, Marlon B.; Jago-on, Rowenah Michelle, Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation.
  63. Roberson, Randy L.; Lubbers, Clark Edward; Thakur, Tarun, Updating system configuration information.
  64. Bruce, Rolando H.; Dela Cruz, Elmer Paule; Arcedera, Mark Ian Alcid, Write buffering.
  65. Fenol, Marvin Dela Cruz; Abad, Jik-Jik Oyong; Pestano, Precious Nezaiah Umali, Writing volatile scattered memory metadata to flash device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로