$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Isolating a central processing unit from the operating system controlling said unit and its associated hardware for inte 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/20
출원번호 US-0326822 (1994-10-19)
발명자 / 주소
  • Baker Ernest Dysart (Boca Raton FL) Dinwiddie
  • Jr. John Monroe (West Palm Beach FL) Grice Lonnie Edward (Boca Raton FL) Joyce James Maurice (Boca Raton FL) Loffredo John Mario (Deerfield Beach FL) S
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 48  인용 특허 : 86

초록

The functions of two virtual operating systems (e.g., S/370 VM and S/88 OS) are merged into one physical system. Partner pairs of S/88 processors run the S/88 OS and handle the fault tolerant and single system image aspects of the system. One or more partner pairs of S/370 processors are coupled to

대표청구항

In a data processing system, a combination comprising: a processor unit and associated hardware for processing information under control of an operating system; information handling apparatus alien to the operating system; and means isolating the processor unit from said operating system and couplin

이 특허에 인용된 특허 (86)

  1. Arroyo Ronald X. (Elgin TX) Day Michael N. (Austin TX) Edrington Jimmie D. (Georgetown TX) Hanna James T. (Austin TX) Hunt Gary T. (Austin TX) Pancoast Steven T. (Austin TX), Apparatus and method for suspending and resuming software applications on a computer.
  2. Carter Robert R. (Cypress TX) Garner Paul M. (The Woodlands TX) Cepulis Darren J. (Houston TX) Boone Carrie (Houston TX), Apparatus for reducing computer system power consumption.
  3. Bodner ; Ronald Eugene ; Kiscaden ; Richard Craig, Asymmetrical multiprocessor system.
  4. Calle ; Jaime ; Griswold ; Victor Michael, Balancing the utilization of I/O system processors.
  5. Loskorn Richard A. (Dana Point CA) Biehl Philip D. (Dana Point CA) Catiller Robert D. (Garden Grove CA), Bit-oriented line adapter system.
  6. Larsen Larry D. (Raleigh NC) Esteban Daniel J. (Cagnes sur Mer FRX), Branch control in a three phase pipelined signal processor.
  7. Clark Alan R. (Endicot NY) Higham Joseph P. (Endicot NY) Hughes James E. (Hallstead PA) Valashinas James W. (Endicott NY), Buffer for packetizing block of data with different sizes and rates received from first processor before transferring to.
  8. Reid Robert (Dunstable MA), Central processing apparatus for fault-tolerant computing.
  9. Berger Michael F. (Fort Worth TX) Sawyer Sammy D. (Arlington TX), Co-processor combination.
  10. Dynneson Ronald E. (Brighton MA) Hendrie Gardner C. (Marlboro MA), Computer memory apparatus.
  11. Sager John C. (Ipswich GB2) Odam Kenneth D. (Woodbridge GB2) Boyd Robert T. (Woodbridge GB2) Dell Peter W. (Ipswich GB2), Computer of processor control systems.
  12. Wolff Kenneth T. (Medway MA) Samson Joseph E. (Dover MA) Baty Kurt F. (Medway MA), Computer peripheral control apparatus.
  13. Yuen Desmond (San Leandro CA), Computer system having integrated source level debugging functions that provide hardware information using transparent s.
  14. Hirokawa Masayuki (Hyogo JPX), Computer system including address driven program interrupt system.
  15. Kardach James (San Jose CA) Mathews Gregory (Cupertino CA) Nguyen Cau (Milpitas CA) Cho Sung S. (Sunnyvale CA) Sivamani Kameswaran (Sunnyvale CA) Vannier David (Cupertino CA) Wong Shing (Cupertino CA, Computer system with interrupts transparent to its operating system and application programs.
  16. Wade Donald A. (Westboro MA) Wagner Eric M. (Douglas MA) Krantz Lawrence L. (Marlborough MA) Goodman R. W. (Hopkinton MA), Data processing system having dual processors.
  17. Anderson David L. (Sunnyvale CA) Bishop Richard L. (Sunnyvale CA), Data processing system including a program-executing secondary system controlling a program-executing primary system.
  18. Guyer James M. (Marlboro MA) West Joseph T. (Boxborough MA), Data processing system including a separate input/output processor with micro-interrupt request apparatus.
  19. Kurakazu Keiichi (Tachikawa JPX) Aoto Yoshikazu (Fuchu JPX) Baba Shiro (Tokorozawa JPX) Masuda Satoshi (Sayama JPX) Kida Hiroyuki (Hitachi JPX) Kawashima Shinji (Hachioji JPX) Naruse Yoshiaki (Hachio, Data processor with fast break in program execution by selectively processing either external control signal or external.
  20. Hirokawa Masayuki (Hyogo JPX), Data transfer control units each of which comprises processors and dual-part memory.
  21. Harris Dorothy A. (San Jose CA), Device for receiving an orthotic insert.
  22. Hendrie Gardner C. (Marlboro MA) Baty Kurt F. (Medway MA) Dynneson Ronald E. (Brighton MA) Falkoff Daniel M. (Natick MA) Reid Robert (Dunstable MA) Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medwa, Digital data processor apparatus with pipelined fault tolerant bus protocol.
  23. Samson Joseph E. (Dover MA) Wolff Kenneth T. (Medway MA) Reid Robert (Dunstable MA) Hendrie Gardner C. (Marlboro MA) Falkoff Daniel M. (Natick MA) Dynneson Ronald E. (Brighton MA) Clemson Daniel M. (, Digital data processor with high reliability.
  24. Pian Chao-Kuang (Anaheim CA) Nguyen Minh-Tram D. (Anaheim CA) Posch Theodore E. (Fullerton CA) Juhre Jeffrey E. (Arlington Heights IL), Distributed data driven process.
  25. Works George A. (Stow MA), Distributed signal processing system.
  26. Blanset David R. (Middletown NJ) Butterfield David A. (Sylmar CA) Keverian Kenneth M. (Westfield NJ) Kline Charles S. (Sherman Oaks CA) Popek Gerald J. (Los Angeles CA), Dual operating system computer.
  27. Adachi Shigemi (Owariasahi JPX) Nakaosa Yoshitake (Yokohama JPX) Fujioka Yoshiki (Aichi JPX), Emulation method.
  28. Albright Loren O. (Derry NH) Angel David J. (Hudson NH) Klos Patrick (Nashua NH) Moskun James P. (Nashua NH) Tyler Carol W. (Groton MA), Emulation of a data processing system.
  29. Binkley Joseph H. (Palo Alto CA) Caro Perry A. (Palo Alto CA) Dillon John B. (Palo Alto CA) Fay Charles R. (Long Beach CA) Gibbons Jonathan (Mountain View CA) Hooks Hilary N. (Newark CA) Kadifa Abdo , Emulation with display update trapping.
  30. Casey Christine T. (Newark Valley NY) Record Stephen E. (Ridgefield CT), Full-screen input/output application program interface.
  31. Freeman Martin (Palo Alto CA) Kaplinsky Cecil H. (Palo Alto CA), Guarded regions for controlling memory access.
  32. Baun Kenneth W. (El Toro CA) Millers ; II Donald A. (San Clemente CA), I/O Subsystem using data link processors.
  33. Ouimette Donald R. (Plantsville CT), Image data management system.
  34. Poret Mark (Mesa AZ) McKinley Jeanne (Chandler AZ), In-circuit emulator.
  35. Tulpule Bhalchandra R. (Vernon CT) Oscarson Edward M. (Bristol CT), Independent backup mode transfer and mechanism for digital control computers.
  36. Larson Kenneth N. (Thousand Oaks CA) Davis John S. (Glendale CA) Bostick Lewis M. (Honolulu HI), Information exchange processor.
  37. Bayliss John A. (Portland OR) Cox George W. (Portland OR) Forbes Bert E. (San Luis Obispo CA) Kahn Kevin C. (Portland OR), Input/output data processing system.
  38. Woods ; John M. ; Porter ; Marion G. ; Mills ; Donald V. ; Weller ; III ; Edward F. ; Patterson ; Garvin Wesley ; Monahan ; Earnest M., Input/output processing system utilizing locked processors.
  39. Frieder Gideon (Williamsville NY) Hughes David T. (Amherst NY) Kline Mark H. (Williamsville NY) Liebel ; Jr. John T. (Williamsville NY) Meier David P. (Orchard Park NY) Wolff Edward A. (Tonawanda NY), Intelligent main store for data processing systems.
  40. Tsuchimoto Takamitsu (Kawasaki JPX) Kaneda Saburo (Yokohama JPX) Miyazawa Tatsushi (Kawasaki JPX) Shimada Toshio (Kamakura JPX) Suzuki Hideo (Kawasaki JPX) Sanagai Mitsuru (Yokohama JPX) Hiraoka Kaor, Inter-subsystem communication system.
  41. Fitzgerald Brian P. (Framingham MA), Interconnecting unit for independently operable data processing systems.
  42. Bennett Thomas H. (Scottsdale AZ) Carlow Earl F. (Scottsdale AZ) Peddle Charles (Norristown PA) Wiles Michael F. (Phoenix AZ), Interrupt circuitry for microprocessor chip.
  43. Chu Paul (Sunnyvale) Klingensmith James B. (San Jose), Interruptible microprogram sequencing unit and microprogrammed apparatus utilizing same.
  44. Grondalski David S. (Hopkinton MA), Memory apparatus for digital computer system.
  45. Parks ; III William L. (Bethesda MD) Harwood Clifford (Wheaton IL), Method and apparatus for enhancing the capabilities of a computing system.
  46. Williams Jeffrey L. (Hopkinton MA), Method and apparatus for fault-tolerant computer system having expandable processor section.
  47. Braudaway Gordon W. (Carmel NY) Nathanson Ben J. (Teaneck NJ), Method and apparatus for implementing inter-processor interrupts using shared memory storage in a multi-processor comput.
  48. Yuen Desmond (San Leandro CA), Method and apparatus for saving a system image onto permanent storage that is operating system independently.
  49. Nurse Howard L. (Palo Alto CA) Drake ; Jr. Herbert G. (San Rafael CA), Method and means for managing citations in documents.
  50. Letwin James (Kirkland WA), Method and operating system for executing programs in a multi-mode microprocessor.
  51. Garber Jonathan F. (Oakland CA), Method for a correlating virtual memory systems by redirecting access for used stock instead of supervisor stock during.
  52. Blair Brian E. (Raleigh NC) Weiss Mark H. (Raleigh NC), Method for resolving conflicts between interrupt sources sharing the same priority level.
  53. Hirsch Thomas S. (Bedford MA) Stonier James W. (Chelmsford MA) Holtey Thomas O. (Newton MA), Microcomputer system with independent operating systems.
  54. Hodge James E. (Middletown NJ), Multi-level priority micro-interrupt controller.
  55. Tokita, Yoshiaki; Okajima, Keisuke, Multi-processor data processing system.
  56. Persaud Ian K. (Lodi NJ) Heinemann Joseph B. (New York NY), Multi-processor system.
  57. Angelo Bardotti (Peschiera Borromeo ITX), Multiprocessor system.
  58. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
  59. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
  60. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Atlos CA) Gr, Multiprocessor system.
  61. Kinoshita Kiyoshi (Kokubunji JPX), Multiprocessor system and control method therefor.
  62. Kato Motokazu (Sagamihara JPX) Matsumoto Toshio (Kawasaki JPX), Multiprocessor system including firmware.
  63. Huber William S. (Needham MA), Operating system debugger.
  64. Kranz Roger H. (Rochester MN) de Araujo Pinheiro Edwin J. (Rochester MN) Tuttle James A. (Marietta GA), Parallel storage access by multiprocessors.
  65. Guyette Richard R. (San Jose CA) Hall Eddie T. (Millbrook NY) Meritt Allan S. (Poughkeepsie NY) Newson Stephen R. (Woodstock NY) Scalzi Casper A. (Poughkeepsie NY) Sears ; Jr. Glenn W. (Ulster Park N, Partitioned multiprocessor programming system.
  66. Hartung Michael H. (Pima County AZ) Nolan Kenneth P. (Boulder County CO), Peripheral systems accommodation of guest operating systems.
  67. Murez James D. (Santa Monica CA), Portable computer enclosure.
  68. Juzswik David L. (Dearborn Heights MI) Webb Nathaniel (Detroit MI) Floyd William M. (Livonia MI), Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system ina.
  69. Richter David L. (Plano TX), Processing system with dual buses.
  70. Miu Ming T. (Chelmsford MA) Bradley John J. (Framingham MA), Program counter stacking method and apparatus for nested subroutines and interrupts.
  71. Adney Eugene M. (both of ; Houston TX) Thompson Michael E. (both of ; Houston TX), Programmed allocation of computer memory workspace.
  72. Brelsford David P. (Hyde Park NY) Cerutti Daniel D. (Kingston NY) Coleman Leslie S. (Rhinebeck NY) Davison Gerald A. (Ulster Park NY) Dewey Pamela H. (Poughkeepsie NY) Enichen Margaret C. (Poughkeeps, Recovery of guest virtual machines after failure of a host real machine.
  73. Yuen Desmond (San Leandro CA), Servicing transparent system interrupts and reducing interrupt latency.
  74. Nozaki Masaharu (Fuchu JPX) Nakamura Hiroshi (Kunitachi JPX) Miki Yusaku (Fuchu JPX), Shared system for shared information at main memory level in computer complex.
  75. Muller Hans R. (Redmond WA), Solid state memory for aircraft flight data recorder systems.
  76. Knoke Robin L. (Duvall WA) Johnson Marvin T. (Bothell WA), Source-level in-circuit software code debugging instrument.
  77. Gavril Bruce D. (444 E. 75th St. New York NY 10021), Switching system for non-symmetrical sharing of computer peripheral equipment.
  78. Rorden Randall J. (Orem UT) Arthur Ronald B. (Provo UT) Rex Michael E. (Orem UT) Stewart Darryl J. (Provo UT) Muhlestein Mark (Orem UT) Fairclough Dennis A. (Orem UT), System and method for sharing resources of a host computer among a plurality of remote computers.
  79. Chang Bo E. (22 Yearling Ct. Rockville MD 20850), Three layered laptop computer.
  80. Kardach James (San Jose CA) Mathews Gregory (Cupertino CA) Nguyen Cau (Milpitas CA) Cho Sung S. (Sunnyvale CA) Sivamani Kameswaran (Sunnyvale CA) Vannier David (Cupertino CA) Wong Shing (Cupertino CA, Transparent system interrupt.
  81. Kardach James (San Jose CA) Nguyen Cau (Milpitas CA), Transparent system interrupts with automated halt state restart.
  82. Kardach James (San Jose CA) Nguyen Cau (Milpitas CA) Sivamani Kameswaran (Sunnyvale CA), Transparent system interrupts with automated input/output trap restart.
  83. Kardach James (San Jose CA) Nguyen Cau (Milpitas CA), Transparent system interrupts with integrated extended memory addressing.
  84. Baker Ernest D. (Boca Raton FL) Dinwiddie ; Jr. John M. (West Palm Beach FL) Grice Lonnie E. (Boca Raton FL) Joyce James M. (Boca Raton FL) Loffredo John M. (Deerfield Beach FL) Sanderson Kenneth R. , Uncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to.
  85. Bullions ; III Robert J. (Poughkeepsie NY) Curlee ; III Thomas O. (Poughkeepsie NY) Gum Peter H. (Poughkeepsie NY) McGilvray Bruce L. (Pleasant Valley NY) Richardson Ethel L. (Poughkeepsie NY), Virtual machine system with guest architecture emulation using hardware TLB\s for plural level address translations.
  86. Nakamura Tomoaki (Hitachi JPX) Nakane Keiichi (Kokubunji JPX) Nakanishi Hiroaki (Hitachi JPX) Hirai Koji (Katsuta JPX), Virtual storage management.

이 특허를 인용한 특허 (48)

  1. Zhou, Bill Jianqiang; Mahoney, William R., Biasing active-standby determination.
  2. Dean B. Jacobs ; Anno R. Langen, Clustered enterprise Java.TM. having a message passing kernel in a distributed processing system.
  3. Jacobs, Dean B.; Langen, Anno R., Clustered enterprise Java® in a secure distributed processing system.
  4. Jacobs, Dean B.; Langen, Anno R., Clustered enterprise Java™ in a secure distributed processing system.
  5. Jacobs,Dean B.; Langen,Anno R., Clustered enterprise Java�� in a secure distributed processing system.
  6. Hata,Hajime, Communication control device and method.
  7. Cheung, David; Kancherla, Mani Prasad; Kothari, Deepak; Hemminger, Gary, Core-trunking across cores on physically separated processors allocated to a virtual machine based on configuration information including context information for virtual machines.
  8. Sugiyama, Shigetoshi; Shimoyama, Takeshi, Data transfer device and data transfer system.
  9. Gaines R. Stockton, Distributed and portable execution environment.
  10. Jacobs, Dean B.; Halpern, Eric M., Duplicated naming service in a distributed processing system.
  11. Jacobs,Dean B.; Halpern,Eric M., Duplicated naming service in a distributed processing system.
  12. Healy, Michael B.; Hunter, Hillery C.; Kilmer, Charles A.; Kim, Kyu-hyoun; Maule, Warren E.; McPadden, Adam J., Extended error correction coding data storage.
  13. Matthew R. Holiday, Fault-tolerant java virtual machine.
  14. Cleraux, Christophe; Basciano, Philippe, File system creator.
  15. Manabu Kitamura JP; Akira Yamamoto JP; Shigeo Honma JP; Kiichiro Urabe JP; Ikuo Uratani JP, First host computer through a first interface sending to a second host computer a message including information about transfer data written to a storage subsystem through a second interface.
  16. Huang, Kaiyuan; Kemp, Michael F., High performance memory based communications interface.
  17. Beausoleil,William F.; Cook,R. Bryan; Ng,Tak kwong; Roth,Helmut; Tannenbaum,Peter; Thomas,Lawrence A.; Tomassetti,Norton J., High speed software driven emulator comprised of a plurality of emulation processors with a method to allow memory read/writes without interrupting the emulation.
  18. Hild,Ulrich; Rooney,William J.; Yocom,Peter B., I/O velocity projection for bridge attached channel.
  19. Mano Kosei,JPX, Information processing apparatus and distributed processing control method.
  20. Hataida, Makoto, Information processing apparatus and information processing method.
  21. Lais, Eric N.; Thurber, Steve, Injection of I/O messages.
  22. Huang, Kaiyuan; Kemp, Michael F.; Munter, Ernst; Bathala, Venkatesh; Narayanan, Damodharan, Kernel functions for inter-processor communications in high performance multi-processor systems.
  23. Peng, Luosheng, Maintaining mobile device electronic files including using difference files when upgrading.
  24. Brewer Jason M., Method and apparatus for providing downloadable functionality to an embedded coprocessor.
  25. Cuesta, Fernand; Auguin, Michel, Method and apparatus for synthesizing communication support based on communication types of application.
  26. Stager, Roger Keith; Trimmer, Don Alvin; Saxena, Pawan; Johnson, Randall; Johnston, Craig Anthony; Chang, Yafen Peggy; Blaser, Rico, Method and system for storing data using a continuous data protection system.
  27. Brady James T., Method for classification of year-related data fields in a program.
  28. Winzenried, Oliver; Buchheit, Marcellus; Fust, Ralf, Method for controlling a data processing device.
  29. Kessler, Richard E.; Snyder, II, Wilson P., Method for work scheduling in a multi-chip system.
  30. Pudiyapura, Ajeer Salil, Multicast route cache system.
  31. Gillespie, Kurt D.; Murray, James F.; Scott, Jayne E., Overlapped boot task fetches and boot task execution to reduce boot time in an electrical device.
  32. Haynes, Michael D.; Hopkins, Charles H., Peer link fault isolation.
  33. Chin, Bill Ying; Ratner, Ilya; Desai, Tushar; Madineni, Surendranadh; Mahoney, William R., Persisting data across warm boots.
  34. Hardt, Nate; Loughmiller, Scott; White, Philip, Recovery after data loss in a reliable distributed computing system.
  35. Chin, Bill Ying; Retter, Dan N.; Mahajan, Mayur; Ponnavaikko, Poongovan, Role based multicast messaging infrastructure.
  36. Chin, Bill Ying; Retter, Dan N.; Mahajan, Mayur; Ponnavaikko, Poongovan, Role based multicast messaging infrastructure.
  37. Huang, Kaiyuan; Kemp, Michael F.; Munter, Ernst, Secure handle for intra- and inter-processor communications.
  38. Murphy, Andrew M.; Asmi, Yasser B.; Steinglass, Alice P., Silent sign-in for offline games.
  39. Murphy, Andrew M.; Asmi, Yasser B.; Steinglass, Alice P., Silent sign-in for offline games.
  40. Jacobs,Dean B.; Halpern,Eric M., Smart stub or enterprise Java�� bean in a distributed processing system.
  41. Jacobs, Dean Bernard; Halpern, Eric M., Smart stub or enterprise java bean in a distributed processing system.
  42. Jacobs, Dean B.; Halpern, Eric M., Smart stub or enterprise javaTM bean in a distributed processing system.
  43. Clark Mark,DEX ; Dorfle Michael,DEX ; Stelzel Winfried,DEX, Start-up system of a computer system.
  44. Dholakia, Mehul; Yeung, Wing-Keung Adam; Pudiyapura, Ajeer S., Synchronization of multicast information using incremental updates.
  45. Dholakia, Mehul; Yeung, Wing-Keung Adam; Pudiyapura, Ajeer S., Synchronizing multicast information for linecards.
  46. Mitten,John W.; Lee,William R.; Garner,Trevor S.; King,Robert L., System and method for communicating in a multi-processor environment.
  47. Shu, Guoqiang; Farkas, Keith; Ma, Eddie; Nelson, Michael; Ziskind, Elisha; Rajagopal, Sridhar; Ji, Minwen, System and method for restarting a workload based on global load balancing.
  48. Duzett, Robert C.; Page, Steven R., Virtual networks in a communication system architecture.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로