$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Method and apparatus for dynamic conversion of computer instructions

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-009/45   
미국특허분류(USC) 395/379 ; 395/706 ; 395/391 ; 395/392
출원번호 US-0703804 (1996-08-27)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Bailey
인용정보 피인용 횟수 : 97  인용 특허 : 0
초록

An instruction cache design which converts a sequential instruction stream into a compound format in the instruction cache. The conversion from sequential instructions to compound instructions is performed by an instruction stream interpreter unit (ISU), which is placed between the instruction cache and main memory. The conversion process is performed when an instruction cache miss occurs. Each line in the instruction cache contains a single compound instruction. The format of this compound instruction is transparent to programmers and will vary dependin...

대표
청구항

[ We claim:] [1.] A method of executing a computer program, compiled for sequential instruction execution, on a parallel instruction processing system, the method comprising the steps of:retrieving, in response to a cache miss, a group of sequential instructions having a first and second conditional branch instruction, and first and second instructions that are dependent upon the first and second conditional branch instructions, respectively;creating a compound instruction for parallel execution including the steps of:inserting, for each of the first and...

이 특허를 인용한 특허 피인용횟수: 97

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Mohamed,Moataz A.; Spence,John R.. Apparatus and method for an improved performance VLIW processor. USP2006107127588.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  17. McGuire, Morgan S.; Demetriou, Christopher G.; Grant, Brian K.; Papakipos, Matthew N.. Application program interface of a parallel-processing computer system that supports multiple programming languages. USP2013058443348.
  18. McGuire, Morgan S.; Demetriou, Christopher G.; Grant, Brian K.; Papakipos, Matthew N.. Application program interface of a parallel-processing computer system that supports multiple programming languages. USP2014068745603.
  19. Shail Aditya Gupta ; B. Ramakrishna Rau ; Richard C. Johnson ; Michael S. Schlansker. Automatic design of VLIW instruction formats. USP2002096457173.
  20. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  21. Jacobs, Eino; Ang, Michael. Compressed instruction format for use in a VLIW processor. USP2013118583895.
  22. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  23. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  24. Greenhalgh, Peter Richard; Hill, Stephen John. Data processing apparatus and method for identifying sequences of instructions. USP2010117831815.
  25. Charnell,William Thomas; Plummer,Wayne; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Rautenbach,Keith; Thomas,Stephen Pa. Direct invocation of methods using class loader. USP2006067058929.
  26. Djafarian, Karim; Laurenti, Gilbert; Catan, Herve; Gillet, Vincent. Dual access instruction and compound memory access instruction with compatible address fields. USP2004016681319.
  27. Kramskoy,Jeremy Paul; Charnell,William Thomas; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Plummer,Wayne; Sexton,Jeremy James; Wynn,Michael John; Rautenback,Keith; Thomas,Stephen Pa. Dynamic compiler and method of compiling code to generate dominant path and to handle exceptions. USP2006077080366.
  28. Carlough, Steven R.; Haess, Juergen; Kroener, Michael K.; Mueller, Silvia M.. Dynamic hardware trace supporting multiphase operations. USP2014118892958.
  29. Campbell,John E.; Devine,William T.; Ventrone,Sebastian T.. Dynamic object-level code transaction for improved performance of a computer. USP2008087418580.
  30. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  31. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  32. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  33. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  34. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  35. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  36. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  37. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  38. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  39. Darnell, Stephen; Charnell, William Thomas; Plummer, Wayne; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Thomas, . Hash table dispatch mechanism for interface methods. USP2005036862728.
  40. Kramskoy, Jeremy Paul. Inter-method control transfer for execution engines with memory constraints. USP2005126976254.
  41. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  42. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  43. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  44. Thomas, Stephen Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Pl. Low-contention grey object sets for concurrent, marking garbage collection. USP2005086925637.
  45. Nguyen,Hung; Wichman,Shannon. Marking queue for simultaneous execution of instructions in code block specified by conditional execution instruction. USP2006037020765.
  46. Eidt Erik L.. Method and apparatus for optimizing interface dispatching in an object-oriented programming environment. USP2001076260045.
  47. Sakhin Yuli Kh.,RUX ; Artyomov Alexander M.,RUX ; Lizorkin Alexey P.,RUX ; Rudometov Vladimir V.,RUX ; Nazarov Leonid N.,RUX. Method and apparatus for packing and unpacking wide instruction word using pointers and masks to shift word syllables to. USP1999115983336.
  48. Raje Prasad A. ; Siu Stuart C.. Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker with. USP1999035881260.
  49. Faraboschi Paolo ; Fisher Joseph A.. Method and apparatus for storing and expanding variable-length program instructions upon detection of a miss condition. USP1999025870576.
  50. Rautenback,Keith; Charnell,William Thomas; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Plummer,Wayne; Thomas,Stephen Pa. Method and structure for reducing search times. USP2006027007005.
  51. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  52. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  53. Thomas, Stephen Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenbach, Keith; Plummer, Wayne. Method and system for dynamic memory management. USP2014018631219.
  54. Thomas, Stephen Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenbach, Keith; Plummer, Wayne. Method and system for dynamic memory management. USP2012028127280.
  55. Plummer,Wayne; Charnell,William Thomas; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Rautenback,Keith; Thomas,Stephen Pa. Method and system for handling device driver interrupts. USP2006057039738.
  56. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  57. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  58. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  59. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  60. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  61. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  62. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  63. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  64. Kramskoy, Jeremy Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Plummer, Wayne; Sexton, Jeremy James; Wynn, Michael John; Rautenbach, Keith; Thomas, . Method and system of cache management using spatial separation of outliers. USP2005056901587.
  65. Charnell, William Thomas; Plummer, Wayne; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Thomas, . Method and system of memory management using stack walking. USP2004076766513.
  66. Guthrie, Philippa Joy; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Plummer, Wayne; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Thomas, . Method and system of testing and verifying computer code in a multi-threaded environment. USP2004026691303.
  67. Tserng,Christopher. Method for scheduling processors and coprocessors with bit-masking. USP2008037346898.
  68. Hoogerbrugge, Jan; Augusteijn, Alexander. Method of executing an interpreter program. USP2003126658655.
  69. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  70. Agarwal, Rakesh; Baltaretu, Oana. Methods for improved simulation of integrated circuit designs. USP2013058438003.
  71. Papakipos, Matthew N.; Demetriou, Christopher G.. Multi-thread runtime system. USP2013048418179.
  72. Charnell,William Thomas; Plummer,Wayne; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Rautenbach,Keith; Thomas,Stephen Pa. Multi-threaded fragment patching. USP2006067069549.
  73. Moreno Jaime Humberto. Object-code compatible representation of very long instruction word programs. USP1999095951674.
  74. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  75. Ziegler, Michael L.. Program control flow conditioned on presence of requested data in cache memory. USP2005086925535.
  76. Barry, Edwin Franklin; Pechanek, Gerald George; Marchand, Patrick R.. Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor. USP200911RE41012.
  77. Edwin F. Barry ; Gerald G. Pechanek ; Patrick R. Marchand. Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor. USP2002096446190.
  78. Papakipos, Matthew N.; Demetriou, Christopher G.; Tuck, Nathan D.; Grant, Brian K.. Runtime system for executing an application in a parallel-processing computer system. USP2013028381202.
  79. Nguyen,Hung; Wichman,Shannon. Simultaneously assigning corresponding entry in multiple queues of multi-stage entries for storing condition attributes for validating simultaneously executed conditional execution instruction groups. USP2008087418578.
  80. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  81. Isaman, David L.. Symbolic store-load bypass. USP2010087779236.
  82. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  83. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  84. Demetriou, Christopher G.; Papakipos, Matthew N.. Systems and methods for caching compute kernels for an application running on a parallel-processing computer system. USP2013058448156.
  85. Papakipos, Matthew N.; Grant, Brian K.; Demetriou, Christopher G.; McGuire, Morgan S.. Systems and methods for compiling an application for a parallel-processing computer system. USP2013118584106.
  86. Demetriou, Christopher G.; Papakipos, Matthew N.; Gibbs, Noah L.. Systems and methods for debugging an application running on a parallel-processing computer system. USP2013048429617.
  87. Papakipos, Matthew N.; Grant, Brian K.; McGuire, Morgan S.; Demetriou, Christopher G.. Systems and methods for determining compute kernels for an application in a parallel-processing computer system. USP2013058443349.
  88. Crutchfield, William Y.; Grant, Brian K.; Papakipos, Matthew N.. Systems and methods for dynamically choosing a processing element for a compute kernel. USP2013068458680.
  89. Papakipos, Matthew N.; Grant, Brian K.; Demetriou, Christopher G. Systems and methods for generating reference results using a parallel-processing computer system. USP2012098261270.
  90. Papakipos, Matthew N.; Grant, Brian K.; Demetriou, Christopher G. Systems and methods for generating reference results using parallel-processing computer system. USP2015038972943.
  91. Tuck, Nathan D.; Papakipos, Matthew N.; Grant, Brian K.; Demetriou, Christopher G.; Civlin, Jan. Systems and methods for profiling an application running on a parallel-processing computer system. USP2013028375368.
  92. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  93. Arnon, Dan; Meiri, David. Techniques for dynamic binding of device identifiers to data storage devices. USP2015028966211.
  94. Torvalds, Linus; Bedichek, Robert; Johnson, Stephen. Translating instructions in a speculative processor. USP2018019875103.
  95. Mahalingaiah Rupaka. Using ECC/parity bits to store predecode information. USP2000076092182.
  96. Zuraski, Jr., Gerald D.. Using type bits to track storage of ECC and predecode bits in a level two cache. USP2004106804799.
  97. Jacobs Eino ; Ang Michael. VLIW processor which processes compressed instruction format. USP1998125852741.