$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Instruction prefetch mechanism utilizing a branch predict instruction 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/38
출원번호 US-0685607 (1996-07-24)
발명자 / 주소
  • Yeh Tse-Yu
  • Poplingher Mircea
  • Fielden Kent G.
  • Mulder Hans
  • Gupta Rajiv
  • Morris Dale
  • Schlansker Michael
출원인 / 주소
  • Institute for the Development of Emerging Architectures, L.L.C.
대리인 / 주소
    Blakely Sokoloff Taylor & Zafman LLP
인용정보 피인용 횟수 : 60  인용 특허 : 0

초록

A processor and method that reduces instruction fetch penalty in the execution of a program sequence of instructions comprises a branch predict instruction that is inserted into the program at a location which precedes the branch. The branch predict instruction has an opcode that specifies a branch

대표청구항

[ We claim:] [1.] A method of reducing instruction fetch penalty in the execution of a programmed sequence of instructions which includes branches, the method comprising the steps of:(a) inserting at a location in the programmed sequence a branch predict instruction having an opcode that specifies a

이 특허를 인용한 특허 (60)

  1. Keshavram N. Murty ; Nazar A. Zaidi, Apparatus and method for detecting and handling self-modifying code conflicts in an instruction fetch pipeline.
  2. Irie,Naohiko; Werner,Tony Lee, Branch control memory.
  3. Puzak, Thomas R.; Hartstein, Allan M.; Charney, Mark; Prener, Daniel A.; Oden, Peter H.; Srinivasan, Vijayalakshmi, Branch history guided instruction/data prefetching.
  4. Sivaram Krishnan ; Sebastian Haviuj Ziesler, Branch instruction mechanism for processor.
  5. Jung, Yong-Kyu, Branch look-ahead system apparatus and method for branch look-ahead microprocessors.
  6. Krishnan Sivaram ; Ziesler Sebastian Haviuj, Branch prediction and target instruction control for processor.
  7. Emma, Philip G.; Hartstein, Allan M.; Langston, Keith N.; Prasky, Brian R.; Puzak, Thomas R.; Webb, Charles F., Branch prediction instructions having mask values involving unloading and loading branch history data.
  8. Bonanno, James J.; Mitran, Marcel; Prasky, Brian R.; Siu, Joran; Slegel, Timothy J.; Vasilevskiy, Alexander, Branch prediction preloading.
  9. Bonanno, James J.; Mitran, Marcel; Prasky, Brian R.; Siu, Joran; Slegel, Timothy J.; Vasilevskiy, Alexander, Branch prediction preloading.
  10. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Cache allocation policy based on speculative request history.
  11. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  12. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  13. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused compiler-assisted branch prediction.
  14. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control.
  15. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control.
  16. Emma, Philip G.; Hartstein, Allan M.; Prasky, Brian R.; Puzak, Thomas R.; Srinivasan, Vijayalakshmi, Executing touchBHT instruction to pre-fetch information to prediction mechanism for branch with taken history.
  17. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Extended cache state with prefetched stream ID information.
  18. Gilad, Zvika; Khait, Semion, In vivo device with flexible circuit board and method for assembly thereof.
  19. Avni, Dov, In vivo sensing device with a circuit board having rigid sections and flexible sections.
  20. Naohiko Irle ; Tony Lee Werner, Indexing branch target instruction memory using target address generated by branch control instruction to reduce branch latency.
  21. Bonanno, James J.; Collura, Adam B.; Mayer, Ulrich; Prasky, Brian R.; Saporito, Anthony; Shum, Chung-Lung K., Instruction filtering.
  22. Bonanno, James J.; Collura, Adam B.; Mayer, Ulrich; Prasky, Brian R.; Saporito, Anthony; Shum, Chung-Lung K., Instruction filtering.
  23. Sharangpani Harshvardhan ; Corwin Michael Paul ; Morris Dale ; Fielden Kent ; Yeh Tse-Yu ; Mulder Hans ; Hull James, Instruction template for efficient processing clustered branch instructions.
  24. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Layered speculative request unit with instruction optimized and storage hierarchy optimized partitions.
  25. Stavrou, Kyriakos A.; Gibert Codina, Enric; Codina, Josep M.; Gomez Requena, Crispin; Gonzalez, Antonio; Hyuseinova, Mirem; Kotselidis, Christos E.; Latorre, Fernando; Lopez, Pedro; Lupon, Marc; Madriles Gimeno, Carlos; Magklis, Grigorios; Marcuello, Pedro; Martinez Vicente, Alejandro; Martinez, Raul; Ortega, Daniel; Pavlou, Demos; Tournavitis, Georgios; Xekalakis, Polychronis, Managed instruction cache prefetching.
  26. Arimilli, Ravi Kumar; Arimilli, Lakshminarayana Baba; Clark, Leo James; Dodson, John Steven; Guthrie, Guy Lynn; Fields, Jr., James Stephen, Mechanism for high performance transfer of speculative request data between levels of cache hierarchy.
  27. Thompson, Carol L.; Zi gler, Michael L.; Huck, Jerome C.; Dwyer, Lawrence D. K. B., Method and apparatus for enabling a compiler to reduce cache misses by performing pre-fetches in the event of context switch.
  28. Raz Yoav ; Blumenau Steven M., Method and apparatus for performing a modified prefetch which sends a list identifying a plurality of data blocks.
  29. Serocki Steven ; Holler Anne Marie, Method and apparatus for reduction of indirect branch instruction overhead through use of target address hints.
  30. Holmberg Per,SEX, Method and system for branch prediction.
  31. Levine Frank Eliot ; Starke William John ; Welbon Edward Hugh ; Randolph Jack Chris, Method and system for instruction trace reconstruction utilizing performance monitor outputs and bus monitoring.
  32. Stringer,Lynd M., Method and system for scheduling software pipelined loops.
  33. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Method for instruction extensions for a tightly coupled speculative request unit.
  34. Sharangpani, Harshvardhan; Yeh, Tse-Yu; Corwin, Michael Paul; Mittal, Millind; Fielden, Kent G.; Morris, Dale; Gupta, Rajiv; Schlansker, Michael; Poplingher, Mircea, Method for processing branch operations.
  35. Yasue, Masahiro; Hatakeyama, Akiyuki, Methods and apparatus for dynamic prediction by software.
  36. Yasue, Masahiro; Hatakeyama, Akiyuki, Methods and apparatus for dynamic prediction by software.
  37. Poplingher, Mitchell Alexander; Yeh, Tse-Yu, Microprocessor having a branch predictor using speculative branch registers.
  38. Elwood, Matthew Paul; Butcher, David John; Grisenthwaite, Richard Roy, Multiple instruction set data processing system with conditional branch instructions of a first instruction set and a second instruction set sharing a same instruction encoding.
  39. Ravi Kumar Arimilli ; Lakshminarayana Baba Arimilli ; Leo James Clark ; John Steven Dodson ; Guy Lynn Guthrie ; James Stephen Fields, Jr., Optimized cache allocation algorithm for multiple speculative requests.
  40. Krishnan, Sivaram; Zlesler, Sebastian Havluj, Pipelined processor executing logical or mathematical operation specifying compare folded branch instruction.
  41. Gonion, Jeffry E., Predicting a result for an actual instruction when processing vector instructions.
  42. Gonion, Jeffry E., Predicting a result of a dependency-checking instruction when processing vector instructions.
  43. Morris, Dale C.; Callister, James R.; Undy, Stephen R., Prefetch instruction for an unpredicted path including a flush field for indicating whether earlier prefetches are to be discarded and whether in-progress prefetches are to be aborted.
  44. Wang, Hong; Kling, Ralph; Grochowski, Edward T.; Ramakrishnan, Kalpana, Presbyopic branch target prefetch method and apparatus.
  45. Wang, Hong; Kling, Ralph; Grochowski, Edward T.; Ramakrishnan, Kalpana, Presbyopic branch target prefetch method and apparatus.
  46. Corwin Michael P. ; Yeh Tse-Yu ; Poplingher Mircea ; Scafidi Carl C., Processor and instruction set with predict instructions.
  47. Freeman Jackie Andrew, Programmable branch prediction system and method for inserting prediction operation which is independent of execution o.
  48. Morris, Dale; McCormick, James E., Run-time updating of prediction hint instructions.
  49. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher, Securing microprocessors against information leakage and physical tampering.
  50. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher, Securing microprocessors against information leakage and physical tampering.
  51. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit, Security of program executables and microprocessors based on compiler-architecture interaction.
  52. Moritz, Csaba Andras, Statically speculative compilation and execution.
  53. Moritz, Csaba Andras, Statically speculative compilation and execution.
  54. Moritz,Csaba Andras, Statically speculative compilation and execution.
  55. Sharangpani Harshvardhan ; Fielden Kent, Storing predicted branch target address in different storage according to importance hint in branch prediction instruction.
  56. Wichman,Shannon A.; Kalluri,Seshagiri Prasad, System and method for executing software program instructions using a condition specified within a conditional execution instruction.
  57. Arimilli, Ravi Kumar; Arimilli, Lakshminarayana Baba; Clark, Leo James; Dodson, John Steven; Guthrie, Guy Lynn; Fields, Jr., James Stephen, Time based mechanism for cached speculative data deallocation.
  58. Krick Robert Franklin ; Lee Chan Woo ; D'Sa Reynold Viriato, Trace branch prediction unit.
  59. O'Dowd,Anthony John, Tracing the execution path of a computer program.
  60. Sivaram Krishnan ; Sebastian Havluj Ziesler, Two modes for executing branch instructions of different lengths and use of branch control instruction and register set loaded with target instructions.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로