$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Low imprint ferroelectric material for long retention memory and method of making the same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-011/22
출원번호 US-0810190 (1997-03-03)
발명자 / 주소
  • Cuchiaro Joseph D.
  • Solayappan Narayan
  • Paz de Araujo Carlos A.
  • McMillan Larry D.
출원인 / 주소
  • Symetrix Corporation
대리인 / 주소
    Duft, Graziano & Forest, P.C.
인용정보 피인용 횟수 : 22  인용 특허 : 10

초록

Thin film ferroelectric materials for use in integrated memory circuits, such as FERAMS and the like, contain strontium bismuth niobium tantalate having an empirical formula SrBi.sub.2+E (Nb.sub.X Ta.sub.2-X)O.sub.9+3E/2, wherein E is a number representing an excess amount of bismuth ranging from ze

대표청구항

[ We claim:] [1.] In an electronic device having a thin film ferroelectric material, the improvement wherein said thin film ferroelectric material comprises:strontium bismuth niobium tantalate having an empirical formula EQU SrBi.sub.2+E (Nb.sub.X Ta.sub.2-X)O.sub.9+3E/2,wherein E is a number repres

이 특허에 인용된 특허 (10)

  1. Azuma Masamichi ; Paz De Araujo Carlos A. ; Cuchiaro Joseph D., Bottom electrode structure for dielectric capacitors.
  2. Verhaeghe Donald J. (Colorado Springs CO) Traynor Steven D. (Colorado Springs CO), Circuit and method for reducing a compensation of a ferroelectric capacitor by multiple pulsing of the plate line follow.
  3. Paz de Araujo Carlos A. (Colorado Springs CO) Cuchiaro Joseph D. (Colorado Springs CO) Scott Michael C. (Colorado Springs CO) McMillan Larry D. (Colorado Springs CO), Ferroelectric dielectric memory cell can switch at least giga cycles and has low fatigue - has high dielectric constant.
  4. Takeuchi Kan (Kodaira JPX) Horiguchi Masashi (Kawasaki JPX) Aoki Masakazu (Tokorozawa JPX) Matsuno Katsumi (Kokubunji JPX) Sakata Takeshi (Kunitachi JPX) Etoh Jun (Hachioji JPX) Nakagome Yoshinobu (H, Ferroelectric memory.
  5. Koike Hiroki (Tokyo JPX), Ferroelectric random-access memory.
  6. Desu Seshu B. (Blacksburg VA) Tao W. (Blacksburg VA), Metalorganic chemical vapor deposition of layered structure oxides.
  7. Desu Seshu B. (Blacksburg VA) Tao Wei (Blacksburg VA) Peng Chien H. (Blacksburg VA) Li Tingkai (Blacksburg VA) Zhu Yongfei (Blacksburg VA), Metalorganic chemical vapor deposition of layered structure oxides.
  8. Omura Masayoshi (Saitama JPX), Nondestructive readout-type ferroelectric memory device having twisted hysteresis.
  9. Nishimura Kiyoshi (Kyoto JPX) Hayashi Hideki (Kyoto JPX) Muramoto Jun (Kyoto JPX) Fuchikami Takaaki (Kyoto JPX) Uenoyama Hiromi (Kyoto JPX), Nonvolatile memory.
  10. Rohrer George A. (Sault St. Marie MI), Process for stable phase III potassium nitrate and articles prepared therefrom.

이 특허를 인용한 특허 (22)

  1. Duncombe Peter Richard ; Laibowitz Robert Benjamin ; Neumayer Deborah Ann ; Shaw Thomas McCarroll, Amorphous dielectric capacitors on silicon.
  2. Dougherty T. Kirk ; Drab John J. ; Ramer O. Glenn, Environmentally benign bismuth-containing spin-on precursor materials.
  3. Black, Charles Thomas; Cabral, Jr., Cyril; Grill, Alfred; Neumayer, Deborah Ann; Pricer, Wilbur David; Saenger, Katherine Lynn; Shaw, Thomas McCarroll, Feram cell with internal oxygen source and method of oxygen release.
  4. Charles Thomas Black ; Cyril Cabral, Jr. ; Alfred Grill ; Deborah Ann Neumayer ; Wilbur David Pricer ; Katherine Lynn Saenger ; Thomas McCarroll Shaw, Feram cell with internal oxygen source and method of oxygen release.
  5. Paz de Araujo, Carlos A.; McMillan, Larry D.; Joshi, Vikram; Solayappan, Narayan; Cuchiaro, Joseph D., Ferroelectric and high dielectric constant transistors.
  6. Myoungho Lim ; Vikram Joshi ; Narayan Solayappan ; Larry D. McMillan ; Carlos A. Paz de Araujo, Ferroelectric device with bismuth tantalate capping layer and method of making same.
  7. Hayashi, Shinichiro; Otsuki, Tatsuo; Paz de Araujo, Carlos A., Ferroelectric device with capping layer and method of making same.
  8. Hayashi, Shinichiro; Otsuki, Tatsuo; Paz de Araujo, Carlos A., Ferroelectric device with capping layer and method of making same.
  9. Cuchiaro Joseph D. ; Furuya Akira,JPX ; Paz de Araujo Carlos A. ; Miyasaka Yoichi,JPX, Ferroelectric integrated circuit having low sensitivity to hydrogen exposure and method for fabricating same.
  10. Cuchiaro, Joseph D.; Furuya, Akira; Paz de Araujo, Carlos A.; Miyasaka, Yoichi, Ferroelectric integrated circuit having low sensitivity to hydrogen exposure and method for fabricating same.
  11. Cuchiaro Joseph D. ; Furuya Akira,JPX ; Paz de Araujo Carlos A. ; Miyasaka Yoichi,JPX, Ferroelectric integrated circuit with protective layer incorporating oxygen and method for fabricating same.
  12. Kiyoshi Uchiyama, Integrated circuit device including a layered superlattice material with an interface buffer layer.
  13. Arita Koji ; Hayashi Shinichiro,JPX ; Cuchiaro Joseph D. ; Paz de Araujo Carlos A., Low imprint ferroelectric material for long retention memory and method of making the same.
  14. Koji Arita ; Shinichiro Hayashi JP; Joseph D. Cuchiaro ; Carlos A. Paz de Araujo, Low imprint ferroelectric material for long retention memory and method of making the same.
  15. Cuchiaro Joseph D. ; Furuya Akira,JPX ; Paz de Araujo Carlos A. ; Miyasaka Yoichi,JPX, Method for fabricating ferroelectric integrated circuits.
  16. Cuchiaro Joseph D. ; Furuya Akira,JPX ; Paz de Araujo Carlos A. ; Miyasaka Yoichi,JPX, Method of fabricating ferroelectric integrated circuit using dry and wet etching.
  17. Cuchiaro Joseph D. ; Furuya Akira,JPX ; Paz de Araujo Carlos A. ; Miyasaka Yoichi,JPX, Method of fabricating ferroelectric integrated circuit using oxygen to inhibit and repair hydrogen degradation.
  18. Tran, Ziep; Mori, Kiyoshi; Dao, Giang Trung; Ramon, Michael Edward, Method of forming a stacked low temperature transistor and related devices.
  19. Tran, Ziep; Mori, Kiyoshi; Dao, Giang Trung; Ramon, Michael Edward, Method of forming a stacked low temperature transistor and related devices.
  20. Hase Takashi,JPX, Method of producing a bismuth layer structured ferroelectric thin film.
  21. Nishimura Kiyoshi,JPX, Semiconductor memory device and method of controlling imprint condition thereof.
  22. Dougherty, T. Kirk; Drab, John J., Temperature-compensated ferroelectric capacitor device, and its fabrication.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로