$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Digital signal processing device

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/80   
미국특허분류(USC) 395/800.35 ; 395/800.34
출원번호 US-0536134 (1995-09-29)
우선권정보 JP-0263122 (1994-10-03)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Cooper & Dunham LLP
인용정보 피인용 횟수 : 126  인용 특허 : 5
초록

A digital signal processing device includes: a processing unit which performs basic operations, the processing unit transmitting an instruction signal including an instruction described by an instruction code when a special-function operation is performed; a plurality of functional blocks, each connected to the processing unit, which perform special-function operations in accordance with the instruction signal; a bus which interconnects the processing unit and the respective functional blocks to transmit a data signal and the instruction signal; and a bl...

대표
청구항

[ What is claimed is:] [1.] A digital signal processing device comprising:processing means for performing basic operations including multiplication, addition, data transfer and sequence control operations and for transmitting an instruction signal and a data signal, whereby said instruction signal includes an instruction code, when predetermined special-function operations different from said basic operations are to be performed;a plurality of functional block means for performing said predetermined specialfunction operations in accordance with the instr...

이 특허를 인용한 특허 피인용횟수: 126

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Hogenauer, Eugene B.. Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks. USP2005036874079.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen. Adder-rounder circuitry for specialized processing block in programmable logic device. USP2010107822799.
  12. Langhammer, Martin. Angular range reduction in an integrated circuit device. USP2013078484265.
  13. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  14. Nakagawa, Tetsuya; Hatano, Yuji; Sagesaka, Yasuhiro; Baji, Toru; Noguchi, Koki. Apparatus has a microprocessor including DSP and a CPU integrated with each other as a single bus master. USP2003116643713.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  20. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2014088812573.
  21. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2014108862650.
  22. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2013088510354.
  23. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2013118589463.
  24. Langhammer, Martin. Combined adder and pre-adder for high-radix multiplier circuit. USP2017069684488.
  25. Langhammer, Martin. Combined floating point adder and subtractor. USP2014028645449.
  26. Mauer, Volker. Combined interpolation and decimation filter for programmable logic device. USP2010107814137.
  27. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  28. Langhammer, Martin. Computing floating-point polynomials in an integrated circuit device. USP2015028949298.
  29. Langhammer, Martin; Pasca, Bogdan. Computing floating-point polynomials in an integrated circuit device. USP2015069053045.
  30. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  31. Langhammer, Martin. Configuring a programmable integrated circuit device to perform matrix multiplication. USP2014018626815.
  32. Langhammer, Martin. Configuring floating point operations in a programmable device. USP2014028650231.
  33. Langhammer, Martin. Configuring floating point operations in a programmable logic device. USP2011017865541.
  34. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  35. Leung, Wai-Bor; Lui, Henry Y.. DSP block for implementing large multiplier on a programmable integrated circuit device. USP2012118307023.
  36. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai. Devices and methods with programmable logic and digital signal processing regions. USP2008037346644.
  37. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai. Devices and methods with programmable logic and digital signal processing regions. USP2006107119576.
  38. Demirsoy, Suleyman Sirri; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2013068458243.
  39. Demirsoy, Suleyman Sirri; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2013118589465.
  40. Demirsoy, Suleyman; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2014058732225.
  41. Langhammer, Martin. Digital signal processing circuitry with redundancy and ability to support larger multipliers. USP2014118886696.
  42. Langhammer, Martin; Lin, Yi-Wen; Streicher, Keone. Digital signal processing circuitry with redundancy and bidirectional data paths. USP2014088805916.
  43. Langhammer, Martin. Discrete Fourier Transform in an integrated circuit device. USP2013128601044.
  44. Langhammer, Martin. Double-clocked specialized processing block in an integrated circuit device. USP2014028645451.
  45. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  46. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  47. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  48. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  49. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  50. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  51. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  52. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  53. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  54. Chou, Shin-I. High-rate interpolation or decimation filter in integrated circuit device. USP2014028650236.
  55. Kadowaki,Yukio. Image processing apparatus and image processing method including adjustment of coded data to specified target size. USP2008017321693.
  56. Kadowaki,Yukio. Image processing apparatus that can generate coded data applicable to progressive reproduction. USP2009037512281.
  57. Kadowaki,Yukio; Iwasaki,Mitsutaka; Sato,Yutaka; Miyazaki,Kazuhiro. Image processing device, image processing method, and image reading method. USP2008037349579.
  58. Langhammer, Martin. Implementing division in a programmable integrated circuit device. USP2012088255448.
  59. Langhammer, Martin. Implementing large multipliers in a programmable integrated circuit device. USP2015028959137.
  60. Langhammer, Martin. Implementing mixed-precision floating-point operations in a programmable integrated circuit device. USP2014048706790.
  61. Langhammer, Martin. Implementing multipliers in a programmable integrated circuit device. USP2013068468192.
  62. Kimura,Michihide; Suga,Atsuhiro; Miyake,Hideo; Imai,Satoshi; Nakamura,Yasuki. Information processing unit, and exception processing method for specific application-purpose operation instruction. USP2008057376820.
  63. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2016079395953.
  64. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2014078788562.
  65. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2013028386553.
  66. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2015069063870.
  67. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  68. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  69. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  70. Langhammer, Martin. Matrix decomposition in an integrated circuit device. USP2013038396914.
  71. Kurtz, Brian L.. Matrix operations in an integrated circuit device. USP2014068762443.
  72. Langhammer, Martin. Matrix operations in an integrated circuit device. USP2013118577951.
  73. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  74. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  75. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  76. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  77. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  78. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  79. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  80. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  81. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  82. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  83. Mauer, Volker; Demirsoy, Suleyman Sirri. Method for configuring a finite impulse response filter in a programmable logic device. USP2013028386550.
  84. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  85. Liu, Ming-Kang. Mixed hardware/software architecture and method for processing communications. USP2012128325751.
  86. Liu, Ming-Kang. Mixed hardware/software architecture and method for processing xDSL communications. USP2005016839889.
  87. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2014068751551.
  88. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2013108549055.
  89. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2013128620977.
  90. Langhammer, Martin. Multi-operand floating point operations in a programmable integrated circuit device. USP2013048412756.
  91. Langhammer, Martin. Multiple-precision processing block in a programmable integrated circuit device. USP2015119189200.
  92. Choe, Kok Heng; Ngai, Tony K; Lui, Henry Y.. Multiplier-accumulator circuitry and methods. USP2014028645450.
  93. Langhammer, Martin. Normalization of floating point operations in a programmable integrated circuit device. USP2012088244789.
  94. Langhammer, Martin. Normalization of floating point operations in a programmable integrated circuit device. USP2014118886695.
  95. Liu,Ming Kang. Physical medium dependent sub-system with shared resources for multiport xDSL system. USP2007047200138.
  96. Mauer, Volker; Langhammer, Martin. Pipelined systolic finite impulse response filter. USP2016069379687.
  97. Langhammer, Martin. Polynomial calculations optimized for programmable integrated circuit device structures. USP2015129207909.
  98. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  99. Langhammer, Martin. Programmable device using fixed and configurable logic to implement floating-point rounding. USP2016059348795.
  100. Langhammer, Martin. Programmable device using fixed and configurable logic to implement recursive trees. USP2017039600278.
  101. Mauer, Volker; Langhammer, Martin. Programmable device with specialized multiplier blocks. USP2013128620980.
  102. Liu, Ming-Kang. Programmable task scheduler. USP2010107818748.
  103. Langhammer, Martin. QR decomposition in an integrated circuit device. USP2013098539016.
  104. Mauer, Volker. QR decomposition in an integrated circuit device. USP2014088812576.
  105. Liu,Ming Kang. Scaleable architecture for multiple-port, system-on-chip ADSL communications systems. USP2006077075941.
  106. Langhammer, Martin; Dhanoa, Kulwinder. Solving linear matrices in an integrated circuit device. USP2013098539014.
  107. Langhammer, Martin. Specialized processing block for implementing floating-point multiplier with subnormal operation support. USP2015038996600.
  108. Xu, Lei; Mauer, Volker; Perry, Steven. Specialized processing block for programmable integrated circuit device. USP2013098543634.
  109. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Lin, Yi-Wen. Specialized processing block for programmable logic device. USP2012098266199.
  110. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Pelt, Robert L.. Specialized processing block for programmable logic device. USP2011108041759.
  111. Langhammer, Martin; Lee, Kwan Yee Martin; Nguyen, Triet M.; Streicher, Keone; Azgomi, Orang. Specialized processing block for programmable logic device. USP2010117836117.
  112. Lee, Kwan Yee Martin; Langhammer, Martin; Lin, Yi-Wen; Nguyen, Triet M.. Specialized processing block for programmable logic device. USP2012098266198.
  113. Lee, Kwan Yee Martin; Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen. Specialized processing block for programmable logic device. USP2012108301681.
  114. Langhammer, Martin. Specialized processing block with fixed- and floating-point structures. USP2015089098332.
  115. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  116. Liu,Ming Kang. System and method for a family of digital subscriber line (XDSL) signal processing circuit operating with an internal clock rate that is higher than all communications ports operating with a pluralit. USP2006016986073.
  117. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  118. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  119. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  120. Tetsuya Nakagawa JP; Yuji Hatano ; Yasuhiro Sagesaka JP; Toru Baji JP; Koki Noguchi JP. Terminal. USP2002036353863.
  121. Nakagawa, Tetsuya; Hatano, Yuji; Sagesaka, Yasuhiro; Baji, Toru; Noguchi, Koki. Terminal apparatus. USP2012018090398.
  122. Nakagawa,Tetsuya; Hatano,Yuji; Sagesaka,Yasuhiro; Baji,Toru; Noguchi,Koki. Terminal apparatus. USP2006016993597.
  123. Liu,Ming Kang. Transport convergence sub-system with shared resources for multiport xDSL system. USP2006047032223.
  124. Liu,Ming Kang. xDSL communications systems using shared/multi-function task blocks. USP2006087085285.
  125. Liu,Ming Kang. xDSL function ASIC processor and method of operation. USP2007117295571.
  126. Liu, Ming-Kang. xDSL symbol processor and method of operating same. USP2005116965960.