$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Worm-hole run-time reconfigurable processor field programmable gate array (FPGA) 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/177
출원번호 US-0714348 (1996-09-16)
발명자 / 주소
  • Athanas Peter
  • Bittner
  • Jr. Ray A.
출원인 / 주소
  • Virginia Tech Intellectual Properties, Inc.
대리인 / 주소
    Whitham, Curtis & Whitham
인용정보 피인용 횟수 : 171  인용 특허 : 0

초록 ▼

Higher performance is gained through a new architecture which implements a new method of computational resource allocation, utilization and programming based on the concept of Worm-hole Run-Time Reconfiguration (RTR). A stream-driven Worm-hole RTR methodology extends contemporary data-flow paradigms

대표청구항 ▼

[ Having thus described our invention, what we claim as new and desire to secure by Letters Patent is as follows:] [1.] A data stream driven Worm-hole run-time reconfigurable field programmable gate array (FPGA) implemented on a single chip comprising:a plurality of independent bi-directional data p

이 특허를 인용한 특허 (171)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
    상세보기
  11. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas, Adaptive, multimode rake receiver for dynamic search and multipath reception.
    상세보기
  12. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  16. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  19. Hamlin,Christopher L., Architecture for a sea of platforms.
    상세보기
  20. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
    상세보기
  21. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
    상세보기
  22. de Waal, Abraham B.; Diard, Franck R., Automatic quality testing of multimedia rendering by software drivers.
    상세보기
  23. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  24. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
    상세보기
  25. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  26. Haji Aghajani,Kazem; Hayes,Christopher L.; Simonson,Peter; Stroili,Frank; Thiele,Matthew; Boland,Robert P., Common components in interface framework for developing field programmable based applications independent of target circuit board.
    상세보기
  27. Haji Aghajani,Kazem; Hayes,Christopher L, Common interface framework for developing field programmable device based applications independent of a target circuit board.
    상세보기
  28. Spivey, Gary E., Communication and control model for field programmable gate arrays and other programmable logic devices.
    상세보기
  29. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
    상세보기
  30. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
    상세보기
  31. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  32. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  33. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba, Consumer product distribution in the embedded system market.
    상세보기
  34. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
    상세보기
  35. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  36. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  37. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  38. Goodnow,Kenneth J.; Ogilvie,Clarence R.; Ventrone,Sebastian T., Data processing in digital systems.
    상세보기
  39. Goodnow,Kenneth J.; Ogilvie,Clarence R.; Ventrone,Sebastian T., Data processing in digital systems.
    상세보기
  40. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  41. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  42. Vorbach, Martin, Data processing system.
    상세보기
  43. Burger, Douglas C.; Putnam, Andrew R.; Heil, Stephen F., Data processing system having a hardware acceleration plane and a software plane.
    상세보기
  44. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
    상세보기
  45. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  46. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  47. Brightman,Thomas B.; Brown,Andrew T.; Brown,John F.; Farrell,James A.; Funk,Andrew D.; Husak,David J.; McLellan,Edward J.; Sankey,Mark A.; Schmitt,Paul; Priore,Donald A., Digital communications processor.
    상세보기
  48. Degenaro, Louis R.; Giles, James R.; Jacques Da Silva, Gabriela, Distributed acceleration devices management for streams processing.
    상세보기
  49. Degenaro, Louis Ralph; Giles, James Ryan; Da Silva, Gabriela Jacques, Distributed acceleration devices management for streams processing.
    상세보기
  50. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
    상세보기
  51. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  52. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  53. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  54. Chiou, Derek T.; Lanka, Sitaram V.; Burger, Douglas C., Handling tenant requests in a system that uses hardware acceleration components.
    상세보기
  55. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  56. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
    상세보기
  57. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  58. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  59. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  60. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  61. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James, Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements.
    상세보기
  62. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
    상세보기
  63. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  64. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  65. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  66. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  67. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  68. Vorbach,Martin; M？nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  69. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
    상세보기
  70. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  71. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
    상세보기
  72. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  73. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  74. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  75. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  76. Rhoades, John, Lookup engine.
    상세보기
  77. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  78. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  79. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  80. Athanas,Peter M.; Green,Henry J.; Brooks,Tom B.; Paar,Kevin J.; McFall,Paul D., Method and apparatus for accessing memory using Ethernet packets.
    상세보기
  81. Kizhepat,Govind, Method and apparatus for performing computations and operations on data using data steering.
    상세보기
  82. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  83. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  84. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
    상세보기
  85. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  86. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  87. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  88. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  89. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  90. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  91. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  92. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  93. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  94. Master, Paul L.; Scheuermann, W. James, Method and system for reducing the time-to-market concerns for embedded system design.
    상세보기
  95. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  96. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  97. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  98. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  99. Vorbach,Martin, Method for debugging reconfigurable architectures.
    상세보기
  100. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  101. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
    상세보기
  102. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  103. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  104. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  105. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  106. May,Frank; N？ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
    상세보기
  107. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
    상세보기
  108. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  109. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
    상세보기
  110. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
    상세보기
  111. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  112. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  113. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  114. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  115. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  116. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  117. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  118. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  119. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
    상세보기
  120. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
    상세보기
  121. Patwardhan, Ravindra; Vardhan, Anurag; Ulupinar, Fatih; Agashe, Parag A.; Prakash, Rajat; Kumar, Vanitha, Methods and apparatus for formatting headers in a communication frame.
    상세보기
  122. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  123. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  124. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  125. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
    상세보기
  126. Vorbach, Martin, Methods and devices for treating and/or processing data.
    상세보기
  127. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
    상세보기
  128. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
    상세보기
  129. Vorbach, Martin, Multiprocessor having associated RAM units.
    상세보기
  130. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
    상세보기
  131. Boland, Robert P.; Simonson, Peter; Bryant, Jeffrey F.; Dalrymple, Douglas K.; Wardwell, David R, Object oriented component and framework architecture for signal processing.
    상세보기
  132. Kizhepat,Govind; Kinaan,Omar M., On-chip packet-based interconnections using repeaters/routers.
    상세보기
  133. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  134. Chiou, Derek T.; Lanka, Sitaram V.; Caulfield, Adrian M.; Putnam, Andrew R.; Burger, Douglas C., Partially reconfiguring acceleration components.
    상세보기
  135. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  136. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  137. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
    상세보기
  138. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  139. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
    상세보기
  140. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
    상세보기
  141. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  142. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  143. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  144. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
    상세보기
  145. Vorbach, Martin, Reconfigurable elements.
    상세보기
  146. Vorbach, Martin, Reconfigurable elements.
    상세보기
  147. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  148. John Morelli ; H. Richard Kendall, Reconfigurable logic for a computer.
    상세보기
  149. Vorbach,Martin; M？nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
    상세보기
  150. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  151. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  152. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  153. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  154. Vorbach,Martin, Reconfigurable sequencer structure.
    상세보기
  155. Bangert,Joachim, Reprogrammable microprogram based reconfigurable multi-cell logic concurrently processing configuration and data signals.
    상세보기
  156. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  157. Vorbach,Martin; Bretz,Daniel, Router.
    상세보기
  158. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
    상세보기
  159. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  160. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  161. Rhoades, John; Cameron, Ken; Winser, Paul; McConnell, Ray; Faulds, Gordon; McIntosh-Smith, Simon; Spencer, Anthony; Bond, Jeff; Dejaegher, Matthias; Halamish, Danny; Panesar, Gajinder, SIMD array operable to process different respective packet protocols simultaneously while executing a single common instruction stream.
    상세보기
  162. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas, Secure storage of program code for an embedded system.
    상세보기
  163. Ryba, Martin F, Software defined navigation signal generator.
    상세보기
  164. Master,Paul L.; Watson,John, Storage and delivery of device features.
    상세보기
  165. Verma, Hare Krishna; Gunwani, Manoj; Sunkavalli, Ravi, System and method of configurable bus-based dedicated connection circuits.
    상세보기
  166. Verma, Hare Krishna; Gunwani, Manoj; Sunkavalli, Ravi, System and method of signal processing engines with programmable logic fabric.
    상세보기
  167. Jacob,Rojit; Chuang,Dan Minglun, System and method using embedded microprocessor as a node in an adaptable computing machine.
    상세보기
  168. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
    상세보기
  169. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
    상세보기
  170. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
    상세보기
  171. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로