$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device having an element with circuit pattern thereon 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/10
  • H01L-023/02
  • H01L-023/48
  • H01L-029/40
출원번호 US-0620290 (1996-03-22)
우선권정보 JP-0259861 (1995-10-06)
발명자 / 주소
  • Akagawa Masatoshi,JPX
  • Higashi Mitsutoshi,JPX
  • Iizuka Hajime,JPX
  • Arai Takehiko,JPX
출원인 / 주소
  • Shinko Electric Industries Co., Ltd., JPX
대리인 / 주소
    Staas & Halsey
인용정보 피인용 횟수 : 312  인용 특허 : 8

초록

A process for making a chip sized semiconductor device, in which a semiconductor chip is prepared so as to have electrodes on one of surfaces thereof and an electrically insulating passivation film formed on the one surface except for areas where the electrodes exist. An insulation sheet is prepared

대표청구항

[ We claim:] [1.] A chip sized semiconductor device comprising:a semiconductor chip having electrodes on a first surface thereof and an electrically insulating passivation film formed on said first surface excluding areas where said electrodes exist;a first insulation film made of a photosensitive r

이 특허에 인용된 특허 (8)

  1. Akagawa Masatoshi (Nagano JPX), Chip sized semiconductor device.
  2. Takada Norimasa (Tokyo JPX), Flip chip type semiconductor device.
  3. Shirahata Hisashi (Kanagawa JPX), Method of fabricating a bump electrode for an integrated circuit device.
  4. Yasunaga Masatoshi (Hyogo JPX) Nakao Shin (Hyogo JPX) Baba Shinji (Hyogo JPX) Matsuo Mitsuyasu (Hyogo JPX) Matsushima Hironori (Hyogo JPX), Resin seal semiconductor package.
  5. Chikaki Shinichi (Tokyo JPX), Semiconductor device.
  6. Hosomi Eiichi (Kawasaki JPX) Takubo Chiaki (Yokohama JPX) Tazawa Hiroshi (Ichikawa JPX) Miyamoto Ryouichi (Kawasaki JPX) Arai Takashi (Oita JPX) Shibasaki Koji (Kawasaki JPX), Semiconductor device comprising fine bump electrode having small side etch portion and stable characteristics.
  7. Mori Katsunobu (Nara JPX), Semiconductor device having external electrodes formed in concave portions of an anisotropic conductive film.
  8. Oku Kazutoshi (Hyogo JPX) Hirosue Masahiro (Hyogo JPX), Semiconductor device with an elevated bonding pad.

이 특허를 인용한 특허 (312)

  1. James M. Wark, Apparatus for testing bumped die.
  2. Wark, James M., Apparatus for testing bumped die.
  3. Wark, James M., Apparatus for testing bumped die.
  4. Chatterjee, Prosenjit; Ng, Kelvin, Automatic verification of device models.
  5. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element.
  6. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element.
  7. Corisis, David J.; Brooks, Jerry M.; Schwab, Matt E.; Reynolds, Tracy V., Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices.
  8. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices.
  9. Lin, Charles Wen Chyang, Bumpless flip chip assembly with solder via.
  10. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips and via-fill.
  11. Lin Charles Wen Chyang,SGX, Bumpless flip chip assembly with strips and via-fill.
  12. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  13. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  14. Lee, Jin-Yuan; Lo, Hsin-Jung, Chip assembly with interconnection by metal bump.
  15. Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Li-Ren; Lo, Hsin-Jung, Chip package and method for fabricating the same.
  16. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  17. Takiar, Hem P.; Kelkar, Nikhil Vishwanath, Chip scale package with compliant leads.
  18. Takiar, Hem P.; Kelkar, Nikhil Vishwanath, Chip scale package with compliant leads.
  19. Lin, Mou-Shiung; Chou, Chiu-Ming, Chip structure.
  20. Lin, Mou-Shiung; Chou, Chiu-Ming, Chip structure.
  21. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang; Lo, Hsin-Jung, Chip structure.
  22. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  23. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  24. Lee,Jin Yuan; Lin,Mou Shiung; Huang,Ching Cheng, Chip structure and process for forming the same.
  25. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  26. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  27. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
  28. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
  29. Lin,Mou Shiung, Chip structure with redistribution traces.
  30. Akram, Salman; Wood, Alan G., Chip-scale package and carrier for use therewith.
  31. Horiuchi Michio,JPX ; Muramatsu Shigetsugu,JPX, Chip-sized semiconductor device and process for making same.
  32. Li, Helen Hongwei; Jones, Joy Ellen; Benzel, Phillip J.; McNamara, Jeanne M.; Gasner, John T., Devices including bond pad having protective sidewall seal.
  33. Hashimoto, Nobuaki, Electronic board, method of manufacturing the same, and electronic device.
  34. Hashimoto, Nobuaki, Electronic board, method of manufacturing the same, and electronic device.
  35. Hashimoto, Nobuaki, Electronic board, method of manufacturing the same, and electronic device.
  36. Hashimoto, Nobuaki, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board and electronic instrument.
  37. Hashimoto, Nobuaki, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
  38. Hashimoto, Nobuaki, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
  39. Hashimoto,Nobuaki, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
  40. Hashimoto,Nobuaki, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
  41. Hashimoto,Nobuaki, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
  42. Nobuaki Hashimoto JP, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
  43. Hashimoto Nobuaki,JPX, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  44. Hashimoto, Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  45. Hashimoto, Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  46. Hashimoto, Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  47. Hashimoto, Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  48. Hashimoto,Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  49. Hashimoto,Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  50. Hashimoto,Nobuaki, Electronic component, semiconductor device, methods of manufacturing the same, circuit board, and electronic instrument.
  51. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  52. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  53. Schieck, Brian S.; Marks, Howard Lee, Flip chip semiconductor die internal signal access system and method.
  54. Schieck, Brian S.; Marks, Howard Lee, Flip chip semiconductor die internal signal access system and method.
  55. Okada Takashi,JPX ; Hirano Naohiko,JPX ; Tazawa Hiroshi,JPX ; Hosomi Eiichi,JPX ; Takubo Chiaki,JPX ; Doi Kazuhide,JPX ; Hiruta Yoichi,JPX ; Shibasaki Koji,JPX, Flip-chip connection type semiconductor integrated circuit device.
  56. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
  57. Lin, Mou Shiung, High performance system-on-chip passive device using post passivation process.
  58. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
  59. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  60. King, Marc E.; Chan, Kwok Leung Adam; Wang, Yufang, In-process system level test before surface mount.
  61. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  62. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  63. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  64. Lin, Mou-Shiung; Lee, Jin-Yuan, Integrated circuit and method for fabricating the same.
  65. Lin, Mou-Shiung; Lee, Jin-Yuan, Integrated circuit and method for fabricating the same.
  66. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  67. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  68. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  69. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  70. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  71. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  72. Nakanishi, Hiroyuki; Ishio, Toshiya; Mori, Katsunobu, Integrated semiconductor circuit including electronic component connected between different component connection portions.
  73. Wark,James M., Interconnect bump plate.
  74. James M Wark, Method and apparatus for testing bumped die.
  75. James M. Wark, Method and apparatus for testing bumped die.
  76. Wark James M., Method and apparatus for testing bumped die.
  77. Kline, Jerry D., Method for constructing a wafer-interposer assembly.
  78. Fan, Fu-Jier; Chu, Cheng-Yu; Lin, Kuo Wei; Lin, Shih-Jang; Fran, Yang-Tung; Peng, Chiou-Shian, Method for dual-layer polyimide processing on bumping technology.
  79. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  80. Lin, Charles W. C., Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly.
  81. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  82. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  83. Hacke, Hans-J?rgen; Galuschki, Klaus-Peter, Method for producing a semiconductor device in chip format.
  84. Pierce,John L., Method for producing a wafer interposer for use in a wafer interposer assembly.
  85. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip.
  86. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace to a semiconductor chip.
  87. Charles W. C. Lin SG; Cheng-Lien Chiang TW, Method of connecting a bumped conductive trace to a semiconductor chip.
  88. Lin, Charles W. C., Method of connecting a conductive trace and an insulative base to a semiconductor chip.
  89. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  90. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  91. Charles W. C. Lin SG, Method of connecting a conductive trace to a semiconductor chip.
  92. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip.
  93. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using a metal base.
  94. Lin,Charles W. C., Method of connecting a conductive trace to a semiconductor chip using conductive adhesive.
  95. Chiang, Cheng-Lien; Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching.
  96. Lin,Charles W. C.; Chiang,Cheng Lien, Method of connecting an additively and subtractively formed conductive trace and an insulative base to a semiconductor chip.
  97. Schieck, Brian S.; Marks, Howard Lee, Method of fabricating a flip chip semiconductor die with internal signal access.
  98. Holland, Andrew, Method of fabricating a wafer level chip scale package without an encapsulated via.
  99. Kwon,Yong Hwan; Kang,Sa Yoon; Lee,Chung Sun, Method of forming redistribution bump and semiconductor chip and mount structure fabricated using the same.
  100. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly.
  101. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly.
  102. Lin, Charles W. C., Method of making a pillar in a laminated structure for a semiconductor chip assembly.
  103. Charles W. C. Lin SG, Method of making a semiconductor chip assembly.
  104. Lin, Charles W. C., Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive.
  105. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a bumped metal pillar.
  106. Lin,Charles W. C.; Chen,Cheng Chung, Method of making a semiconductor chip assembly with a bumped terminal and a filler.
  107. Lin, Charles W. C.; Chen, Cheng-Chung, Method of making a semiconductor chip assembly with a bumped terminal, a filler and an insulative base.
  108. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a carved bumped terminal.
  109. Wang, Chia-Chung; Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace and a substrate.
  110. Charles W. C. Lin SG, Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  111. Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  112. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a laterally aligned bumped terminal and filler.
  113. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with a metal containment wall and a solder terminal.
  114. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with a precision-formed metal pillar.
  115. Chiang,Cheng Lien; Lin,Charles W. C., Method of making a semiconductor chip assembly with an embedded metal particle.
  116. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with an interlocked contact terminal.
  117. Lin, Charles W. C., Method of making a semiconductor chip assembly with chip and encapsulant grinding.
  118. Lin, Charles W. C.; Wang, Chia-Chung; Sigmond, David M., Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment.
  119. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding.
  120. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  121. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  122. Charles W. C. Lin SG, Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly.
  123. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture.
  124. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture.
  125. Hashimoto, Nobuaki, Method of making electronic device.
  126. Hashimoto, Nobuaki, Method of making the semiconductor device, circuit board, and electronic instrument.
  127. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  128. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  129. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  130. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  131. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  132. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  133. Williams,Vernon M., Methods for consolidating previously unconsolidated conductive material to form conductive structures or contact pads or secure conductive structures to contact pads.
  134. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices.
  135. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Methods for designing bond pad rerouting elements for use in stacked semiconductor device assemblies and for assembling semiconductor devices.
  136. Jiang,Tongbi; Connell,Mike, Methods of fabricating integrated circuitry.
  137. Lin, Mou-Shiung; Lee, Jin-Yuan, Non-cyanide gold electroplating for fine-line gold traces and gold pads.
  138. Kao Pai-Hsiang ; Kelkar Nikhil Vishwanath, Opaque metallization to cover flip chip die surface for light sensitive semiconductor devices.
  139. Charlie Han TW; Kai-Kuang Ho TW, Pad design.
  140. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  141. Lin, Mou Shiung; Lee, Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  142. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  143. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  144. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  145. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  146. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  147. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  148. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  149. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  150. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  151. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  152. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
  153. Lin, Mou Shiung; Lee, Jin Yuan, Post passivation interconnection schemes on top of IC chips.
  154. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chips.
  155. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chips.
  156. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chips.
  157. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
  158. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  159. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  160. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
  161. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  162. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  163. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  164. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
  165. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
  166. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
  167. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  168. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  169. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation method for semiconductor chip or wafer.
  170. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation structure for semiconductor chip or wafer.
  171. Park, Shin Young, Printed circuit board having adaptable wiring lines and method for manufacturing the same.
  172. Williams,Vernon M., Programmed material consolidation methods for fabricating printed circuit board.
  173. Li, Helen Hongwei; Jones, Joy Ellen; Benzel, Phillip J.; McNamara, Jeanne M.; Gasner, John T., Protecting bond pad for subsequent processing.
  174. Yano, Yasuhiro; Matsuura, Hidekazu; Nomura, Yoshihiro; Morishita, Yoshii; Sakata, Touichi; Nishizawa, Hiroshi; Tanaka, Toshiaki; Yasuda, Masaaki; Kaneda, Aizou, Resin composition, heat-resistant resin paste and semiconductor device using these and method of preparing the same.
  175. Singhal, Rakshit Kumar, Scalable scan-based test architecture with reduced test time and test power.
  176. Lin, How; Egitto, Frank; Markovich, Voya, Semi-conductor chip with compressible contact structure and electronic package utilizing same.
  177. Park, Jeong-woo; Cho, Moon-gi; Lee, Ui-hyoung; Park, Sun-hee, Semiconductor assembly and semiconductor package including a solder channel.
  178. Charles W. C. Lin SG, Semiconductor chip assembly with ball bond connection joint.
  179. Lin, Charles W. C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  180. Lin, Charles W.C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  181. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with bumped metal pillar.
  182. Charles W. C. Lin SG, Semiconductor chip assembly with bumped molded substrate.
  183. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with bumped terminal and filler.
  184. Lin, Charles W. C.; Chen, Cheng Chung, Semiconductor chip assembly with bumped terminal, filler and insulative base.
  185. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with carved bumped terminal.
  186. Wang, Chia-Chung; Lin, Charles W. C., Semiconductor chip assembly with chip in substrate cavity.
  187. Lin, Charles W. C., Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit.
  188. Chiang,Cheng Lien; Lin,Charles W. C., Semiconductor chip assembly with embedded metal particle.
  189. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  190. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  191. Lin, Charles W. C., Semiconductor chip assembly with hardened connection joint.
  192. Lin, Charles W. C., Semiconductor chip assembly with interlocked conductive trace.
  193. Lin, Charles W.C., Semiconductor chip assembly with interlocked conductive trace.
  194. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with interlocked contact terminal.
  195. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Semiconductor chip assembly with laterally aligned bumped terminal and filler.
  196. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with laterally aligned filler and insulative base.
  197. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with metal containment wall and solder terminal.
  198. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with precision-formed metal pillar.
  199. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  200. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  201. Charles W. C. Lin SG, Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  202. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  203. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar.
  204. Lin, Charles W. C.; Chen, Cheng-Chung, Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal.
  205. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with welded metal pillar of stacked metal balls.
  206. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond.
  207. Song, Young Hee; Choi, Il Heung; Kim, Jeong Jin; Sohn, Hae Jeong; Lee, Chung Woo, Semiconductor chip having bond pads.
  208. Song, Young Hee; Choi, Il Heung; Kim, Jeong Jin; Sohn, Hae Jeong; Lee, Chung Woo, Semiconductor chip having bond pads.
  209. Song, Young-Hee; Choi, Il-Heung; Kim, Jeong-Jin; Sohn, Hae-Jeong; Lee, Chung-Woo, Semiconductor chip having bond pads.
  210. Song,Young Hee; Choi,Il Heung; Kim,Jeong Jin; Sohn,Hae Jeong; Lee,Chung Woo, Semiconductor chip having bond pads.
  211. Song, Young Hee; Choi, Il Heung; Kim, Jeong Jin; Sohn, Hae Jeong; Lee, Chung Woo, Semiconductor chip having bond pads and multi-chip package.
  212. Tomofumi Nakamura JP, Semiconductor chip or device having a connecting member formed on a surface protective film.
  213. Chao,Shin Hua; Fang,Jen Kuang; Tong,Ho Ming, Semiconductor chip package and method for making the same.
  214. Choi, Kwang Sung, Semiconductor chip package and method of fabricating same.
  215. Kwang Sung Choi KR, Semiconductor chip package and method of fabricating same.
  216. Lin, Mou-Shiung; Lee, Jin-Yuan, Semiconductor chip structure.
  217. Lin, Mou-Shiung; Yen, Huei-Mei; Lo, Hsin-Jung; Chou, Chiu-Ming; Chen, Ke-Hung, Semiconductor chip with a bonding pad having contact and test areas.
  218. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  219. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  220. Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Ching-San; Lin, Mou-Shiung, Semiconductor chip with passivation layer comprising metal interconnect and contact pads.
  221. Lin, Mou-Shiung; Lo, Hsin-Jung; Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Ching-San, Semiconductor chip with post-passivation scheme formed over passivation layer.
  222. Lin, Mou-Shiung; Lo, Hsin-Jung; Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Ching-San, Semiconductor chip with post-passivation scheme formed over passivation layer.
  223. Mauder,Anton, Semiconductor component and corresponding fabrication/mounting method.
  224. Hajime Iizuka JP, Semiconductor device.
  225. Ibaraki,Soichiro, Semiconductor device.
  226. Shin, Seung-Woo, Semiconductor device.
  227. Shinkai, Hiroyuki; Okumura, Hiroshi, Semiconductor device.
  228. Washida Tetsuro,JPX, Semiconductor device.
  229. Miyata Osamu,JPX ; Shibata Kazutaka,JPX ; Ueda Shigeyuki,JPX, Semiconductor device and method for making the same.
  230. Kikuchi, Hidekazu, Semiconductor device and method for manufacturing.
  231. Shuji Asai JP, Semiconductor device and method for manufacturing the same.
  232. Yamaguchi, Yoshihide; Tenmei, Hiroyuki; Inoue, Kosuke; Oroku, Noriyuki; Hozoji, Hiroshi; Tsunoda, Shigeharu; Kanda, Naoya; Minagawa, Madoka; Anjo, Ichiro; Nishimura, Asao; Ujiie, Kenji; Yajima, Akira, Semiconductor device and method for manufacturing the same and semiconductor device-mounted structure.
  233. Yanagida, Toshiharu, Semiconductor device and method of fabricating the same.
  234. Yanagida, Toshiharu, Semiconductor device and method of fabricating the same.
  235. Strothmann, Thomas J.; Yoon, Seung Wook; Lin, Yaojian, Semiconductor device and method of forming encapsulated wafer level chip scale package (EWLCSP).
  236. Hashimoto Nobuaki,JPX, Semiconductor device and method of making the same, circuit board, and electronic instrument.
  237. Hashimoto, Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  238. Hashimoto, Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  239. Hashimoto, Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  240. Hashimoto,Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  241. Hashimoto,Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  242. Hashimoto,Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  243. Shinkai, Hiroyuki; Okumura, Hiroshi, Semiconductor device employing wafer level chip size package technology.
  244. Shibata Kazutaka,JPX, Semiconductor device having a matrix of bonding pads.
  245. Michio Horiuchi JP; Shigetsugu Muramatsu JP, Semiconductor device having circuit pattern and lands thereon.
  246. Masamitsu Ikumo JP; Toshimi Kawahara JP; Norio Fukasawa JP; Kenichi Nagashige JP, Semiconductor device having improved electrical characteristics and method of producing the same.
  247. Kimura Naoto,JPX, Semiconductor device having simple protective structure and process of fabrication thereof.
  248. Anzai, Noritaka, Semiconductor device with signal line having decreased characteristic impedance.
  249. Anzai,Noritaka, Semiconductor device with signal line having decreased characteristic impedance.
  250. Anzai,Noritaka, Semiconductor device with signal line having decreased characteristic impedance.
  251. Hashimoto, Nobuaki, Semiconductor device with stress relieving layer comprising circuit board and electronic instrument.
  252. Hashimoto, Nobuaki, Semiconductor device, circuit board, and electronic instrument.
  253. Hashimoto,Nobuaki, Semiconductor device, circuit board, and electronic instrument.
  254. Saijo, Kinji; Yoshida, Kazuo; Okamoto, Hiroaki; Ohsawa, Shinji, Semiconductor device, metal laminated plate for fabricating circuit on semiconductor, and method of fabricating circuit.
  255. Usui, Ryosuke; Inoue, Yasunori; Nakasato, Mayumi; Ito, Katsumi, Semiconductor module, method for fabricating the semiconductor module, and mobile apparatus.
  256. Song,Young Hee; Choi,Il Heung; Kim,Jeong Jin; Sohn,Hae Jeong; Lee,Chung Woo, Semiconductor multi-chip package.
  257. Urushima, Michitaka, Semiconductor package and semiconductor package fabrication method.
  258. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  259. Suzuki,Takanao; Inaba,Masatoshi; Ominato,Tadanori; Kaizu,Masahiro; Kurosaka,Akihito; Inaba,Masatoshi; Sadakata,Nobuyuki; Masumoto,Mutsumi; Masumoto,Kenji, Semiconductor package, semiconductor device and electronic device.
  260. Sanghani, Amit Dinesh; Kishore, Punit, Simulating scan tests with reduced resources.
  261. Lin, Mou-Shiung; Lei, Ming-Ta; Lin, Chuen-Jye, Structure and manufacturing method of a chip scale package.
  262. Chou, Chiu-Ming; Lin, Mou-Shiung, Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures.
  263. Jiang, Tongbi; Connell, Mike, Substrate comprising a plurality of integrated circuitry die, and a substrate.
  264. Lin, Charles W. C., Support circuit with a tapered through-hole for a semiconductor chip assembly.
  265. Schaefer William Jeffrey ; Kao Pai-Hsiang ; Kelkar Nikhil Vishwanath, Surface mount die: wafer level chip-scale package and process for making the same.
  266. Mali, Vinayak Mohan, Testing operation of processors setup to operate in different modes.
  267. Lin,Charles W. C.; Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with metal pillar in encapsulant aperture.
  268. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  269. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  270. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  271. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  272. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  273. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  274. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  275. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  276. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  277. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  278. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  279. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  280. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  281. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  282. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  283. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  284. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  285. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  286. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  287. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  288. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  289. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  290. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  291. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  292. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  293. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  294. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  295. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  296. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  297. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  298. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
  299. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Top layers of metal for integrated circuits.
  300. Pierce, John L., Wafer interposer assembly.
  301. Kelkar, Nikhil Vishwanath; Takiar, Hem P., Wafer level chip scale package.
  302. Kelkar,Nikhil Vishwanath; Takiar,Hem P., Wafer level chip scale package.
  303. Chen, Yu-Feng; Tsai, Yu-Ling; Pu, Han-Ping; Kuo, Hung-Jui; Huang, Yu Yi, Wafer level chip scale package with reduced stress on solder balls.
  304. Holland, Andrew, Wafer level chip scale package without an encapsulated via.
  305. Chang, Shu-Ming; Shen, Lee-Cheng; Lo, Wei-Chung, Wafer level chip scale packaging structure and method of fabricating the same.
  306. Chang,Shu Ming; Shen,Lee Cheng, Wafer level chip scale packaging structure and method of fabricating the same.
  307. Chang,Shu Ming; Shen,Lee Cheng, Wafer level chip scale packaging structure and method of fabricating the same.
  308. Kline, Jerry D., Wafer-interposer assembly.
  309. Akram, Salman; Wood, Alan G., Wafer-level package.
  310. Akram Salman ; Wood Alan G., Wafer-level package and methods of fabricating.
  311. Akram,Salman; Wood,Alan G., Wafer-level package and methods of fabricating.
  312. Lin, Mou-Shiung, Wirebond over post passivation thick metal.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로