$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Buffer manager 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G09G-005/00
출원번호 US-0474603 (1995-06-07)
우선권정보 GB-0003964 (1995-02-28)
발명자 / 주소
  • Sotheran Martin William,GBX
  • Finch Helen R.,GBX
출원인 / 주소
  • Discovision Associates
대리인 / 주소
    Clark
인용정보 피인용 횟수 : 7  인용 특허 : 221

초록

This invention provides a method to control the buffering of encoded video data organized as frames or fields. This method involves determining the picture number of each incoming decoded frame, determining the expected presentation number at any time and marking any buffer as ready when its picture

대표청구항

[ We claim:] [1.] An image formatter for processing encoded video data comprising:an input element for receiving encoded data having a frame rate and an arrival rate;a memory defining at least three buffers for storage of the encoded data, one of said buffers being a display buffer, and another of s

이 특허에 인용된 특허 (221)

  1. Ohki Mitsuharu (Tokyo JPX), 2-D discrete cosine transform circuit with reduced number of multipliers.
  2. Hui Lucas Y. (Singapore SGX), Adaptive DCT/DPCM video signal coding method.
  3. Lee Chong U. (San Diego CA), Adaptive block size image compression method and system.
  4. Puri Atul (New York NY) Aravind Rangarajan (Matawan NJ), Adaptive coding and decoding of frames and fields of video.
  5. Allen Vincent K. (Tucson AZ) Fry Scott M. (Tucson AZ) Harding Warren B. (Tucson AZ) Long Robert G. (Tucson AZ) Pence Jerry W. (Tucson AZ) Rhoten Wayne E. (Morgan Hill CA) Ripberger Richard A. (Tucson, Adaptive data transfer channel employing extended data block capability.
  6. Crinon Regis J. (Aloha OR) Luthra Ajay (Beaverton OR) May Peter M. (Mountain View CA) Edwards Stanley C. (Hillsboro OR), Adaptive spatio-temporal compression/decompression of video image signals.
  7. Farwell Charles Y. (Denver CO) Hearn Michel L. (Broomfield CO) Heidebrecht Richard M. (Boulder CO) Ho Kelvin K. (Somerset NJ) Spencer Douglas A. (Boulder CO), Adaptive synchronization arrangement.
  8. Calarco Anthony F. (Fairport NY) Yamonaco Lisa M. (East Rochester NY), Address token based image manipulation.
  9. Raychaudhuri Dipankar (Princeton Junction NJ) Zdepski Joel W. (Lebanon NJ) Reitmeier Glenn A. (West Trenton NJ) Wine Charles M. (Princeton NJ), An HDTV compression system.
  10. Crook Neal A. (Reading GB2) Bryant Stewart F. (Redhill CA GB2) Seaman Michael J. (San Jose CA) Lenthall John M. (Galway IEX), Apparatus and method for addressing a variable sized block of memory.
  11. Lucas Bruce D. (Yorktown Heights NY) Rackley Darwin P. (Boca Raton FL) Saenz Jesus A. (Greenwich CT), Apparatus and method for compressing and expanding multibit digital pixel data.
  12. Iu Siu L. (Bensalem PA), Apparatus and method for processing groups of fields in a video data compression system.
  13. Richards John W. (Chilbolton GBX) Keating Stephen M. (Lower Earley GBX) Stone Jonathan J. (Mortimer GBX), Apparatus and method for processing image data.
  14. Koudmani Rabee (San Diego CA), Apparatus and method for providing multiple data streams from stored data using dual memory buffers.
  15. Goldshlag Nathan L. (Cambridge MA) Wells Benjamin A. (Newton MA), Apparatus and method for updating a remote video display from a host computer.
  16. Kindell Jerry L. (Glendale AZ) Flynn Richard T. (Peoria AZ), Apparatus and method in a data processing system for manipulation of signal groups having boundaries not coinciding with.
  17. McRoberts Louis A. (Scottsdale AZ), Apparatus and method of smoothing MAPS compressed image data.
  18. Suzuki Yoshiyuki (Kawasaki JPX) Funada Masahiro (Yokohama JPX) Outa Kenichi (Yokohama JPX) Kawase Michio (Yokohama JPX), Apparatus for image reading or processing.
  19. Acampora Alfonse A. (Staten Island NY) Siracusa Robert J. (Lawrenceville NJ), Apparatus for segmenting encoded video signal for transmission.
  20. Masterson Anthony (Saratoga CA) Dawson William (Sunnyvale CA) Worley Spencer (Santa Clara CA), Apparatus for storing information in and deriving information from a frame buffer.
  21. Guichard Jacques (Paris FRX) Eude Grard (Torcy FRX), Apparatus for the coding/decoding of image signals.
  22. Drako Dean M. (Cupertino CA) Roskowski Steven G. (Sunnyvale CA), Architecture for transferring pixel streams, without control information, in a plurality of formats utilizing addressabl.
  23. Feuchtwanger David (London GB2), Bandwidth reduction system for television signals.
  24. Morrison Brian D. (Framingham MA), Bidirectional data byte aligner.
  25. Shima George T. (Del Mar CA), Bit addressable variable length memory system.
  26. Wyland David C. (San Jose CA), Burst access memory.
  27. Zasio John J. (Sunnyvale CA) Cooke Larry (Cupertino CA), CMOS scannable latch.
  28. Hasegawa Makoto (Kawasaki JPX), Coded picture information decoding apparatus having means for improving picture distortion.
  29. Simpson Robert J. (Bristol GBX), Communication interface.
  30. Stone Jonathan J. (Reading GB2) Hurley Terence R. (Newbury GB2), Compression of video signals.
  31. Donner Robert W. (Scotts Valley CA), Computer architecture for conserving power by using shared resources and method for suspending processor execution in pi.
  32. Holman ; Jr. Thomas H. (Austin TX), Computer system having a selectable cache subsystem.
  33. Stamm Rebecca L. (Boston MA) Uhler G. Michael (Marlborough MA), Conversion of internal processor register commands to I/O space addresses.
  34. Uramoto Shinichi (Hyogo JPX) Inoue Yoshitsugu (Hyogo JPX), DCT/IDCT processor and data processing method.
  35. Soloff Jonathan M. (Basingstoke GBX) Stone Jonathan J. (Reading GBX) Hurley Terence R. (Newbury GBX), Data compression apparatus and method.
  36. Citta Richard W. (Oak Park IL), Data compression system having perceptually weighted motion vectors.
  37. Behlen Frederick M. (Chicago IL), Data decoding method and apparatus.
  38. Saran Amitabh (Cypress CA), Data decompressor circuit.
  39. Yoshida Shinichi (Nara JPX), Data flow processor which combines packets having same identification and destination and synchronizes loop variables fo.
  40. Pirz Frank C. (Piscataway NJ), Data interface apparatus for multiple sequential processors.
  41. Belle Isle Albert P. (Pittsfield MA), Data processing system having pyramidal hierarchy control flow.
  42. Acampora Alfonse A. (Staten Island NY) Bunting Richard M. (Hamilton Square NJ), Data separation processing in a dual channel digital high definition television system.
  43. Campbell Michael J. (Los Angeles CA) Finn Dennis J. (Los Angeles CA) Tucker George K. (Los Angeles CA) Vahey Michael D. (Manhattan Beach CA) Vedder Rex W. (Playa del Rey CA), Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and.
  44. Hatori Yoshinori (Kanagawa JPX) Nishiwaki Mitsuo (Tokyo JPX) Mukawa Naoki (Kanagawa JPX), Decoding device capable of producing a decoded video signal with a reduced delay.
  45. Adams Christopher (Menlo Park CA), Decompression system for compressed video data for providing uninterrupted decompressed video data output.
  46. Schtt Dieter (Munich DEX) Schwengler Manfred (Sindelfingen DEX) Ulland Hartmut (Stuttgart DEX) Weis Helmut H. (Waldenbuch DEX), Device for storing and displaying graphic information.
  47. Kuroda Hideo (Yokosuka JPX) Mukawa Naoki (Yokohama JPX) Matsuda Kiichi (Kawasaki JPX) Honma Toshihiro (Yokohama JPX) Fukuda Hiroshi (Yokohama JPX), Digital data code conversion circuit for variable-word-length data code.
  48. Savatier Tristan (Los Angeles CA) Delpuch Alain (Los Angeles CA), Digital image coding using random scanning.
  49. Hong Min-suk (Suwon KRX) Kim Yong-kyu (Seoul KRX) Park Ku-man (Seoul KRX), Digital image compression and decompression method and apparatus using variable-length coding.
  50. Wojcik David R. (Woburn MA) Studwell Thomas W. (South Hamilton MA), Digital image frame processor.
  51. Bolton John P. (Bristol GBX) Burgin Kenneth N. (Stonehouse GBX), Digital signal processing.
  52. Iijima Yukihiko (Tokyo JPX), Digital transmission system for television video signals.
  53. Keith John M. (Washington Crossing PA) Golin Stuart J. (East Windsor NJ) Simon Allen H. (Belle Mead NJ) Astle Brian (Cranbury NJ), Digital video decompression system.
  54. Goodfellow Douglas J. (Escondido CA) Utberg Daniel N. (Randolph NJ), Digital video encoder.
  55. Shiobara Yasuhisa (Tokyo JPX), Direct transfer from a receive buffer to a host in a token-passing type network data transmission system.
  56. Hattori Etsuo (Shiga JPX) Iwami Tomoyuki (Yamato JPX) Miyazaki Yoshihiro (Shiga JPX) Ohbuchi Ryutaroh (Tokyo JPX), Display system having extended raster operation circuitry.
  57. Cushing David E. (Chelmsford MA) DeFalco John A. (Marlboro MA), Edge triggered D-type flip-flop scan latch cell with recirculation capability.
  58. Gharavi Hamid (Middletown Township ; Monmouth County NJ), Efficient coding scheme for multilevel video transmission.
  59. Civanlar Mehmet R. (Red Bank NJ) Puri Atul (Riverdale NY), Efficient frequency scalable video decoding with coefficient selection.
  60. Haskell Barin G. (Tinton Falls NJ) Reibman Amy R. (East Windsor NJ), Encoder/decoder buffer control for variable bit-rate channel.
  61. Ng Sheau-Bao (Cranbury NJ) Herrmann Eric P. (Bound Brook NJ), Error concealment apparatus for a compressed video signal processing system.
  62. Berndt Dale F. (Plymouth MN) ..AP: Sperry Corporation (New York NY 02), Fast scan/set testable latch using two levels of series gating with two current sources.
  63. Potash Hanan (La Jolla CA) Levin Burton L. (San Diego CA) Genter Melvyn E. (San Diego CA), Flexible computer architecture using arrays of standardized microprocessors customized for pipeline and parallel operati.
  64. Dervisoglu Bulent I. (Framingham MA), Flip-flop circuit with controllable copying between slave and scan latches.
  65. Cowley Nicholas P. (10 Summerhouse Road Wroughton ; Wiltshire GB2) Stephen Thomas D. (11 Lackey Road Upper Ballindery ; Lisburn ; County Antrim IEX), Frequency synthesizer PLL having digital and analog phase detectors.
  66. Anderson Kent D. (Arvada CO) Glover Neal (Broomfield CO), General purpose, hash-based technique for single-pass lossless data compression.
  67. Knauer Scott C. (Mountainside NJ), High speed cosine transform.
  68. Uchida Kaoru (Tokyo JPX), High speed processing system capable of executing strings of instructions in order without waiting completion of previou.
  69. Sun Ming-Ting (Holmdel NJ) Tzou Kou-Hu (Marlboro NJ), High-speed flexible variable-length-code decoder.
  70. Colley Stephen R. (Reno NV) Kenoyer Stanley P. (Forest Grove OR) Wilde Doran K. (Beaverton OR), Hypercube processor network in which the processor indentification numbers of two processors connected to each other thr.
  71. Ohki Mitsuharu (Tokyo JPX), Image data processing apparatus.
  72. Sakagami Koubun (Yokohama JPX) Tanaka Masafumi (Osaka JPX) Maeda Eiichi (Kawasaki JPX), Image data processing apparatus.
  73. Ueda, Tomoaki, Image memory data processing control apparatus.
  74. Hoshi Nobuhiro (Yokohama JPX) Nagasawa Kenichi (Kawasaki JPX), Image processing apparatus and method.
  75. Reisch Michael L. (Carlisle MA) Wober Munib A. (Haverhill MA), Image reconstruction by use of discrete cosine and related transforms.
  76. Calarco Anthony F. (Fairport NY) Lin Ying-wei (Penfield NY) Williams Leon C. (Walworth NY), Image scaling apparatus.
  77. Fujimoto Tadao (Tokyo JPX), Image signal interpolating circuit for calculating interpolated values for varying block sizes.
  78. Hedley David J. (Winchester GB2), Image signal processing apparatus for converting to frame format rastered image data which is supplied in field format b.
  79. Kubo Ryoji (Tokyo JPX), Image signal processing device including frame memory.
  80. van der Wal Gooitzen S. (Lawrenceville NJ) Sinniger Joseph O. (Pennington NJ) Anderson Charles H. (La Canada CA), Implementation architecture for performing hierarchical motion analysis of video images in real time.
  81. Asano Hajime (Toyonaka JPX) Terada Hiroaki (Suita JPX) Asada Katsuhiko (Amagasaki JPX) Nishikawa Hiroaki (Suita JPX) Shimizu Masahisa (Kadoma JPX) Miura Hiroki (Hirakata JPX) Shima Kenji (Nishinomiya, Information processing apparatus for a data flow computer.
  82. Iinuma Kazumoto (Tokyo JPX), Interframe CODEC for composite color TV signals comprising means for inverting the polarity of carrier chrominance signa.
  83. Hannah Marc (Menlo Park CA), Interleaved pipeline parallel processing architecture.
  84. Arnould Emmanuel (Villarceaux FRX) Dugr Jean-Pierre (San Clenente FRX), Inverse discrete cosine transform calculation processor.
  85. Leuthold Dale H. (Saratoga CA) Guglielmi Paul M. (Westboro MA), Latch circuit and method with complementary clocking and level sensitive scan capability.
  86. Asami Fumitaka (Kunitachi JPX), Lock detecting circuit for phase-locked loop frequency synthesizer.
  87. Heim Barry B. (Mesa AZ) Hodel Michael W. (Mesa AZ) Hu Paul T. (Tempe AZ), Lock recovery circuit for a phase locked loop.
  88. Sato Tai (Mountain View CA), MOS array multiplier cell.
  89. Maturi Greg (Tracy CA) Auld David R. (San Jose CA) Neuman Darren (San Jose CA), MPEG decoding system including tag list for associating presentation time stamps with encoded data units.
  90. Auld David R. (San Jose CA), Management of channel buffer in video decoders.
  91. Nomura Masahiro (Tokyo JPX) Maehashi Yukio (Tokyo JPX), Master processor providing tokens to dataflow processor for controlling instructions execution and data store operation.
  92. Nagashima Takashi (Oume JPX) Aihara Norio (Houya JPX), Memory device for processing picture images data.
  93. Merz Donald M. (Ormond Beach FL) Chandler Jimmy E. (Ponce Inlet FL) Economy Richard (Ormond Beach FL), Memory efficient cell texturing for advanced video object generator.
  94. Atkins Mark D. (Santa Clara CA), Method and apparatus for address space aliasing to identify pixel types.
  95. Laczko ; Sr. Frank L. (Allen TX) Walker Karen L. (Richardson TX), Method and apparatus for bit stream synchronization.
  96. Goldstein Judith (Browns Mills NJ) Keith Michael (Holland PA), Method and apparatus for compressing and decompressing a sequence of digital video images using sync frames.
  97. Williams Leon C. (Walworth NY) Tse Francis K. (Rochester NY) Buchheit Robert F. (Webster NY), Method and apparatus for controlling the processing of digital image signals.
  98. Siracusa Robert J. (Lawrenceville NJ) Zdepski Joel W. (Lebanon NJ), Method and apparatus for conveying compressed video data over a noisy communication channel.
  99. Allmendinger Klaus K. (Mission Viejo CA), Method and apparatus for data reduction in a video image data reduction system.
  100. Normile James O. (Sunnyvale CA) Yeh Chia L. (Saratoga CA) Wright Daniel W. (Sunnyvale CA) Chu Ke-Chiang (Saratoga CA), Method and apparatus for encoding/decoding image data.
  101. Normile James O. (Sunnyvale CA) Yeh Chia L. (Saratoga CA) Wright Daniel W. (Sunnyvale CA) Chu Ke-Chiang (Saratoga CA), Method and apparatus for encoding/decoding image data.
  102. McMillan ; Jr. Leonard (Apex NC) Westover Lee A. (Chapel Hill NC), Method and apparatus for fast implementation of inverse discrete cosine transform in a digital image processing system u.
  103. Godiwala Nitin D. (Boylston MA) Thaller Kurt M. (Acton MA) Maskas Barry A. (Sterling MA), Method and apparatus for forming an exchange address for a system with different size caches.
  104. Maeda Mitsuru (Yokohama JPX), Method and apparatus for forming synthesized image.
  105. Bishop Thomas G. (Apex NC) Austin John D. (Chapel Hill NC), Method and apparatus for fractional double buffering.
  106. Allen James D. (Castro Valley CA), Method and apparatus for limiting the number of a compressed output type in a compression/decompression system.
  107. Sasson Steven J. (Hilton NY), Method and apparatus for performing image compression using discrete cosine transform.
  108. Kitamura Hiroyuki (Hiratsuka JPX), Method and apparatus for predictive coding.
  109. Stephens ; Jr. Michael C. (Stafford TX), Method and apparatus for preventing invalid operating modes and an application to synchronous memory devices.
  110. Golin Stuart J. (East Windsor NJ), Method and apparatus for selectively encoding and decoding a digital motion video signal at multiple resolution levels.
  111. Kelley Michael (San Mateo CA) Winner Stephanie (Santa Clara CA), Method and apparatus for simultaneously rendering multiple scanlines.
  112. Zdepski Joel W. (Mountainview CA), Method and apparatus for synchronizing a receiver as for a compressed video signal using differential time code.
  113. Meinerth, Kim; Case, Colyn; Moezzi, Ali; Irwin, John; Masucci, Agnes; Krishnaswami, Srinivasan, Method and apparatus for transmitting graphics command in a computer graphics system.
  114. Rhoden Desi (Boulder CO) Emmot Darel N. (Ft. Collins CO), Method and apparatus for utilizing off-screen memory as a simultaneously displayable channel.
  115. Zolnowsky John (Austin TX) Crudele Lester M. (Austin TX) Spak Michael E. (Kyle TX), Method and apparatus for validating prefetched instruction.
  116. Kim Gye-Jong (Suwon KRX) Lee Sang-Yook (Seoul KRX) Cho Nam-Ik (Seoul KRX), Method and circuit for two-dimensional discrete cosine transform.
  117. Ward William P. (Poway CA) Gillow George B. (Bonita CA), Method and processor having bit-addressable scratch pad memory.
  118. Music John D. (1523 Ave. Entrada San Dimas CA 91773), Method and system for coding and compressing color video signals.
  119. Lei Shaw-Min (Tinton Falls NJ) Sun Ming-Ting (Holmdel NJ) Tzou Kou-Hu (Potomac MD), Method and system for high order conditional entropy coding.
  120. Shimura Kazuo (Kanagawa JPX), Method for compressing image signals.
  121. Dolecek Quentin E. (Silver Spring MD), Method for controlling propogation of data and transform through memory-linked wavefront array processor.
  122. Williams Leon C. (Walworth NY) Tse Francis K. (Rochester NY) Buchheit Robert F. (Webster NY), Method for controlling the processing of digital image signals.
  123. Anderson Karen L. (Peekskill NY) Pennebaker William B. (Carmel NY) Pennington Keith S. (Somers NY), Method for enlarging an image stored in run representation form.
  124. Barrett Peter T. (Palo Alto CA), Method for image compression on a personal computer.
  125. Strobach Peter (Roehrbach DEX), Method for scene-model-assisted reduction of image data for digital television signals.
  126. Kato Shiro (Hirakata JPX) Juri Tatsuro (Osaka JPX) Nishino Masakazu (Kashiwara JPX), Method for transmission of variable length code and apparatus for coding a video signal.
  127. Gebara Ghassan R. (Spring TX), Method of and apparatus for startup of a digital computer system clock.
  128. Shirasawa Hisao (Yokohama JPX), Method of coding two-dimensional data by fast cosine transform and method of decoding compressed data by inverse fast co.
  129. Ohtsuka Akira (Itami JPX) Shimizu Toru (Itami JPX), Microprocessor with pipeline system having exception processing features.
  130. Zmyslowski Allan J. (Sunnyvale CA) Maier Robert M. (San Jose CA), Microprogrammable pipeline interlocks based on the validity of pipeline states.
  131. Aubie Jean Y. (Rennes FRX) Le Pannerer Yves M. (Gregoire FRX) Ferre Alain (Cresson Sevigne FRX) Villalon Yannick (Rennes FRX), Mono-dimensional reverse cosine transform computing device.
  132. Kopet Thomas G. (Colorado Springs CO) Lui Kuo Gerry C. (Colorado Springs CO) Lew Stephen D. (Colorado Springs CO), Motion estimation coprocessor.
  133. Kopet Thomas G. (Colorado Springs CO) Lui Kuo Gerry C. (Colorado Springs CO) Lew Stephen D. (Colorado Springs CO), Motion estimation coprocessor.
  134. Israelsen Paul D. (North Logan UT) Lucas Keith (Richmond Hill CAX), Motion filter for digital television system.
  135. Gonzales Cesar A. (Katonah NY) Viscito Eric (Danbury CT), Motion video compression system with adaptive bit allocation and quantization.
  136. Nagata Atsushi (Hirakata JPX) Takahashi Kenichi (Kyoto JPX) Takeguchi Nobuyasu (Osaka JPX), Moving image signal encoding apparatus and decoding apparatus.
  137. Van Nostrand Scott L. (Rochester NY), Multi-memory bank system for receiving continuous serial data stream and monitoring same to control bank switching witho.
  138. Kolchinsky Alexander (Andover MA), Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of da.
  139. Nosenchuck Daniel M. (Mercerville NJ) Littman Michael G. (Philadelphia PA), Multinode reconfigurable pipeline computer.
  140. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Multiprocessor system.
  141. Galand Claude (Cagnes sur Mer FRX) Lebizay Gerald (Vence FRX), Network layer packet structure.
  142. Arbeiter James H. (Hopewell NJ), Non-destructive lossless image coder.
  143. Stokes Richard A. (West Chester PA), Operator independent template control architecture.
  144. Nosenchuck Daniel M. (Mercerville NJ), Optimizing compiler for computers.
  145. Hirata Hitoshi (Tokyo JPX), PLL Detection circuit.
  146. Hillis W. Daniel (Cambridge MA) Douglas David C. (Concord MA) Leiserson Charles E. (Winchester MA) Kuszmaul Bradley C. (Waltham MA) Ganmukhi Mahesh N. (Wexford PA) Hill Jeffrey V. (San Jose CA) Wong-, Parallel computer system with physically separate tree networks for data and control messages.
  147. Parker Lanny L. (Mesa AZ) Atriss Ahmad H. (Chandler AZ), Phase lock detection in a phase lock loop.
  148. Kinoshita Osamu (Kawasaki JPX), Phase lock loop with compensation for voltage or temperature changes in a phase comparator.
  149. Murakami Tokumichi (Kamakura JPX) Asai Kohtaro (Kamakura JPX) Kamizawa Koh (Kamakura JPX) Nishida Masami (Kamakura JPX) Yamazaki Eizo (Tokyo JPX) Itoh Atsushi (Yokohama JPX) Kinjoh Naoto (Kamakura JP, Picture coding and decoding apparatus using vector quantization.
  150. Artieri Alain (Meylan FRX), Picture processing system.
  151. Hosoya, Rituko; Yamada, Takahiro; Musya, Masataka, Presentation apparatus.
  152. Kuriacose Joseph (Plainsboro NJ) Acampora Alfonse A. (Staten Island NY) Zdepski Joel W. (Lebanon NJ), Priority selection apparatus as for a video signal processor.
  153. Sugiyama Masato (Yokohama JPX) Hirahata Shigeru (Yokohama JPX) Suzaki Tohru (Chigasaki JPX) Nakagawa Isao (Yokohama JPX) Katsumata Kenji (Yokohama JPX), Processing circuit for a plurality of different TV signals.
  154. Swanson Roger W. (Fort Collins CO), Processing commands and data in a common pipeline path in a high-speed computer graphics system.
  155. Aria Percy R. (Sunnyvale CA) Stoenner David W. (El Toro CA), Programmable burst data transfer apparatus and technique.
  156. Provanzano Salvatore R. (Melrose MA) Aldrich Wilbert H. (Winchester MA) D\Angelo Robert A. (Windham NH) Drottar Emil P. (Ipswich MA) Finnegan ; Jr. John J. (Hudson NH) Heom James (Bedford MA) Hill La, Programmable controller.
  157. Bilbrey Brett C. (Hoffman Estates IL) Brooks John M. (Itasca IL) Fields Craig (Wheeling IL) Frederiksen Jeffrey E. (Arlington Heights IL) Jakobs Thomas (Alma AR), Programmable digital video processing system.
  158. Hausman Richard (Soquel CA) Sherer Paul W. (Sunnyvale CA) Rivers James P. (Sunnyvale CA) Zikmund Cynthia (Boulder Creek CA) Connery Glenn W. (Sunnyvale CA) Strohl Niles E. (Tracy CA) Reid Richard S. , Programmed I/O ethernet adapter with early interrupts for accelerating data transfer.
  159. Chen Cheng-Tie (Bridgewater Township ; Somerset County NJ) Wong Andria H. (Morristown Township ; Morris County NJ), Pseudo-constant bit rate video coding with quantization parameter adjustment.
  160. Bruder John E. (Arlington MA), Quantizer control method and apparatus.
  161. Daniel Samuel M. (Tempe) Short Brian K. (Tempe AZ), RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either inst.
  162. Friedlander Rami (Haifa ILX) Retter Rafi (Haifa ILX), Recycling DCT/IDCT integrated circuit apparatus using a single multiplier/accumulator and a single random access memory.
  163. Zapolin Richard E. (Lexington MA), Remote terminal industrial control communication system.
  164. Acampora Alfonse A. (Staten Island NY) Bunting Richard M. (Hamilton Square NJ), Reset control network for a video signal encoder.
  165. Adams Dale R. (San Jose CA), Row interleaved frame buffer.
  166. Rodriquez Arturo A. (Belmont CA) Pietras Mark A. (Boynton Beach FL) Hancock Steven M. (Boca Raton FL) Kantner ; Jr. Robert F. (Boca Raton FL) Rutherfoord Charles T. (Delray Beach FL) Wilson Leslie R., Scalable digital video decompressor.
  167. Kelley Michael (San Mateo CA) Winner Stephanie (Santa Clara CA), Scanline rendering device for generating pixel values for displaying three-dimensional graphical images.
  168. Cooke, Laurence H.; Feretich, Robert A.; Boyle, Richard F., Scannable asynchronous/synchronous CMOS latch.
  169. Miller Brent W. (Menlo Park CA) Walker William W. (Los Gatos CA) Cooke Laurence H. (San Jose CA), Scannable latch system and method.
  170. Roberts Scott (Puyallup WA) Chang Daniel (Beaverton OR), Scannable register/latch circuit.
  171. Takai Yasuhiro (Tokyo JPX), Semiconductor memory device synchronous with external clock signal for outputting data bits through a small number of da.
  172. Grafe Victor G. (Corrales NM) Hoch James E. (Albuquerque NM), Sequencing and fan-out mechanism for causing a set of at least two sequential instructions to be performed in a dataflow.
  173. Horvath Thomas A. (Stormville NY) Kreitzer Norman H. (Yorktown Heights NY) Lean Andy G.-C. (Merrick NY) McCarthy Thomas (Peekskill NY), Sequential pipelined processing for the compression and decompression of image data.
  174. Morooka Yoshikazu (Hyogo JPX), Serial access semiconductor memory device and operating method therefor.
  175. Nakayama Tadayoshi (Tokyo JPX), Signal processing device.
  176. Radochonski Pierre A. (Lake Oswego OR), Single bus graphics data processing pipeline with decentralized bus arbitration.
  177. Sundet James W. (Chippewa Falls WI), Solid state storage device.
  178. Piri John L. (Ridgecrest CA) Moulton Marc L. (Ridgecrest CA), Solid state time base corrector (TBC).
  179. Sotheran Martin W. (Dursley GBX), Start code detector.
  180. Veltman Markus H. (Tokyo JPX), Synchronization of audio/video information.
  181. Konishi Yasuhiro (Hyogo JPX) Miyamoto Takayuki (Hyogo JPX) Kajimoto Takeshi (Hyogo JPX) Iwamoto Hisashi (Hyogo JPX), Synchronous semiconductor memory device.
  182. Iwamoto Hisashi (Hyogo JPX) Murai Yasumitsu (Hyogo JPX) Konishi Yasuhiro (Hyogo JPX) Watanabe Naoya (Hyogo JPX) Sawada Seiji (Hyogo JPX), Synchronous type semiconductor memory device operating in synchronization with an external clock signal.
  183. Hoogenboom Chris (Calabasas CA), Syntax parser for a video decompression processor.
  184. Rodriguez Arturo A. (Belmont CA) Rutherfoord Charles T. (Delray Beach FL) Hancock Steven M. (Boca Raton FL) Kantner ; Jr. Robert F. (Boca Raton FL) Pietras Mark A. (Boynton Beach FL), System and method for frame differencing video compression and decompression with frame rate scalability.
  185. Pietras Mark A. (Boynton Beach FL) Rodriguez Arturo A. (Boca Raton FL) Saenz Andres J. (Boca Raton FL), System and method for frame-differencing based video compression/decompression with forward and reverse playback capabil.
  186. Balkanski Alexandre (Palo Alto CA) Purcell Stephen C. (Mountain View CA) Kirkpatrick ; Jr. James W. (San Jose CA) Bonomi Mauro (Palo Alto CA) Hsu Wen-Chang (Saratoga CA), System for compression and decompression of video data using discrete cosine transform and coding techniques.
  187. Balkanski Alexandre (Palo Alto) Purcell Steve (Mountain View) Kirkpatrick James (San Jose CA), System for compression and decompression of video data using discrete cosine transform and coding techniques.
  188. Ramanujan Raj K. (Leominster MA) Bannon Peter J. (Acton MA) Steely ; Jr. Simon C. (Hudson NH), System for flushing instruction-cache only when instruction-cache address and data-cache address are matched and the exe.
  189. Shaw Venson M. (111 Reldyes Ave. Leonia NJ 07605) Shaw Steven M. (111 Reldyes Ave. Leonia NJ 07605), System for producing a video-instruction set utilizing a real-time frame differential bit map and microblock subimages.
  190. Vogley Wilbur C. (Missouri City TX) Balistreri Anthony M. (Houston TX) Guttag Karl M. (Missouri City TX) Krueger Steven D. (Houston TX) Le Duy-Loan T. (Sugarland TX) Neal Joseph H. (Sugarland TX) Pot, System including a data processor, a synchronous dram, a peripheral device, and a system clock.
  191. Kimmel Milton J. (Yorktown Heights NY), System of reconfigurable pipelines of generalized neighborhood function morphic image processors.
  192. Delpuch Alain (Los Angeles CA) Menand Jean-Ren (Marina Del Rey CA), System of transmitting an interactive TV signal.
  193. Asano Eiji (Sakai JPX), System with reduced instruction set processor accessing plural memories at different speeds using bank interleaving.
  194. Whitehouse Harper J. (San Diego CA) Means Robert W. (Lausanne CA CHX) Wrench ; Jr. Edwin H. (San Diego CA) Speiser Jeffrey M. (San Diego CA) Weber Allan G. (Los Angeles CA), TV bandwidth reduction system using a hybrid discrete cosine DPCM.
  195. Asano Hajime (Toyonaka JPX) Terada Hiroaki (Suita JPX) Asada Katsuhiko (Amagasaki JPX) Nishikawa Hiroaki (Suita JPX) Shimizu Masahisa (Kadoma JPX) Miura Hiroki (Hirakata JPX) Shima Kenji (Nishinomiya, Tag Data processing apparatus for a data flow computer.
  196. Papadopoulos Gregory M. (Arlington MA) Culler David E. (Boston MA) Arvind (Arlington MA), Tagged token data processing system with operand matching in activation frames.
  197. Horst Robert W. (Champaign IL), Task flow computer architecture.
  198. Wallace Richard S. (New York NY) Bederson Benjamin B. (New York NY) Schwartz Eric L. (New York NY), Telephone line picture transmission.
  199. Borgers Stephanus M. C. (Eindhoven NLX) Habraken Egidius A. P. Woudsma Roberto (Eindhoven NLX), Television transmission system using transform coding.
  200. Gupta Ram K. (Downington PA) Vora Chandrakant R. (Audubon PA), Template micromemory structure for a pipelined microprogrammable data processing system.
  201. Ho Leland M. (Sunnyvale CA) Stephenson Paul S. (Pleasanton CA) Schmitz John S. (Sunnyvale CA), Time interval triggering and hardware histogram generation.
  202. Haskell Barin G. (Tinton Falls NJ) Reibman Amy R. (East Windsor NJ), Timing recovery for variable bit-rate video on asynchronous transfer mode (ATM) networks.
  203. Cantoni Antonio (44 Emmerson Street North Perth ; Western Australia AUX) Newman Robert M. (52 Davallia Road Duncraig ; Western Australia AUX), Transfer of messages in a multiplexed system.
  204. Drynan David S. (Ottawa CAX) Baker David M. (Ottawa CAX), Transmitting sequence numbers of information in a packet data transmission system.
  205. Auld David R. (San Jose CA), Two-part synchronization scheme for digital video decoders.
  206. Taguchi Tomishige (Urawa JPX) Kondo Makoto (Sagamihara JPX) Mimura Toshihiko (Kawasaki JPX) Ohara Eiji (Kawasaki JPX), Using common circuitry for different signals.
  207. Morrison David G. (Ipswich GB2) Heron Andrew P. (Ipswich GB2) Beaumont David O. (Ipswich GB2), Video coder.
  208. Hingorani Rajesh (Princeton Junction NJ) Matthews Kim N. (Watchung NJ), Video decoder using adaptive macroblock leak signals.
  209. Frederiksen Jeffrey E. (Arlington Heights IL), Video game having video disk read only memory.
  210. Lew Stephen D. (Colorado Springs CO) Luikuo Gerry C. (Colorado Springs CO) Kopet Thomas G. (Colorado Springs CO), Video interface unit for mapping physical image data to logical tiles.
  211. Reinert Christopher L. (Plano TX) Sharma Sudhir (Plano TX) Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Video processing methods.
  212. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.
  213. Kimura Scott A. (Saratoga CA), Video processing technique using multi-buffer video memory.
  214. Voeten Bart F. (Beerse BEX) Vermeulen Christophe D. G. (Ramegnies-Chin BEX) Van der Putten Frank O. (Lede BEX) Defoort Frank C. M. (Aartselaar BEX), Video server memory management method.
  215. Ng Sheau-Bau (Plainsboro NJ) Hingorani Rajesh (Plainsboro NJ), Video signal compression apparatus for independently compressing odd and even fields.
  216. Ng Sheau-Bao (Plainsboro NJ), Video signal decompression apparatus for independently compressed even and odd field data.
  217. Andrews Barry D. (Coquitlam CAX) Yagasaki Yoichi (Kanagawa JPX) Yonemitsu Jun (Kanagawa JPX), Video signal encoding method with a substantially constant amount of transform data per transmission unit block.
  218. Guillon Jean-Claude (Gustheim FRX) Perdrieau Laurent (Illkirch FRX), Video signal processing method for changing a video signal display format.
  219. Aravind Rangarajan (Matawan NJ) Hang Hsueh-Ming (Morganville NJ) Haskell Barin G. (Tinton Falls NJ) Puri Atul (New York NY), Video signal quantization for an MPEG like coding environment.
  220. MacKay Michael T. (Vallejo CA) Morgan Donald (Saratoga CA) Adams Matthew R. (Boston MA), Video storage, processing, and distribution system using recording format independent hierarchical storages and processo.
  221. Tung Peter (Beaverton OR) Gutmann Mike (Portland OR), Video subsystem for computer-based conferencing system.

이 특허를 인용한 특허 (7)

  1. Legakis, Justin S.; French, Mark J.; Molnar, Steven E.; Muliadi, Lukito, Apparatus and method for performing blit operations across parallel processors.
  2. Dixon, Robert W., Dynamic buffer size allocation for multiplexed streaming.
  3. Fukunaga Shigeru,JPX ; Nakai Toshihisa,JPX, Picture coder.
  4. Worrell, Charles William; Crabb, Michael Evan; Flickner, Andrew Kent; Li, Wenhua, Processing of progressive video signals in digital TV receivers.
  5. McCrossan, Joseph; Okada, Tomoyuki; Mochinaga, Kazuhiro, Recording medium, reproduction apparatus, recording method, integrated circuit, program and reproduction method.
  6. McCrossan, Joseph; Okada, Tomoyuki; Mochinaga, Kazuhiro, Recording medium, reproduction apparatus, recording method, integrated circuit, program, and reproduction method.
  7. McCrossan, Joseph; Okada, Tomoyuki; Mochinaga, Kazuhiro, Recording medium, reproduction apparatus, recording method, integrated circuit, program, and reproduction method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로