$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Chip scale ball grid array for integrated circuit packaging 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
출원번호 US-0947042 (1997-10-08)
발명자 / 주소
  • Schueller Randolph D.
출원인 / 주소
  • Minnesota Mining and Manufacturing Company
대리인 / 주소
    McNutt
인용정보 피인용 횟수 : 214  인용 특허 : 15

초록

A chip scale ball grid array for integrated circuit packaging having a nonpolymer layer or support structure positioned between a semiconductor die and a substrate. The nonpolymer support structure acts to increase circuit reliability by reducing thermal stress effects and/or by reducing or eliminat

대표청구항

[ What is claimed is:] [1.] An electronic package comprising:an integrated circuit having at least one electrical contact site centrally disposed on a first side of the integrated circuit;a flexible intermediate circuit including an array of electrical interconnects;at least one nonpolymer layer hav

이 특허에 인용된 특허 (15)

  1. Nakashima Takashi (Kitakyushu JPX), Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding fun.
  2. Andros Frank E. (Binghamton NY) Bupp James R. (Endwell NY) DiPietro Michael (Vestal NY) Hammer Richard B. (Apalachin NY), Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device.
  3. Matsuda Shuichi,JPX ; Kata Keiichiro,JPX, Film carrier semiconductor device.
  4. Mullen ; III William B. (Boca Raton FL) Urbish Glenn F. (Coral Springs FL) Freyman Bruce J. (Plantation FL), Leadless pad array chip carrier.
  5. Pendse Rajendra D. (5245 Diamond Common Fremont CA 94555), Method for making high pin count package for semiconductor device.
  6. King Jerrold L. (Boise ID) Moden Walter L. (Boise ID) Huang Chender (Boise ID), Method for producing high speed integrated circuits.
  7. Sweis Jason (Sunnyvale CA) Gilleo Kenneth B. (West Kingston RI), Method of forming interface between die and chip carrier.
  8. Akram Salman (Boise ID) Wood Alan G. (Boise ID) Farnworth Warren M. (Nampa ID), Method of producing a single piece package for semiconductor die.
  9. Clark Minh-Hien N. (Austin TX) Sloan James W. (Austin TX), Pad array semiconductor device.
  10. DiStefano Thomas H. (Los Gatos CA) Karavakis Gus (Coram NY) Kovac Zlata (Los Gatos CA) Mitchell Craig (San Jose CA), Semiconductor chip connection components with adhesives and methods for bonding to the chip.
  11. King Jerrold L. (Boise ID) Brooks Jerry M. (Caldwell ID), Semiconductor chip package.
  12. Lin Paul T. (Austin TX) McShane Michael B. (Austin TX) Wilson Howard P. (Austin TX), Semiconductor device having a pad array carrier package.
  13. Karnezos Marcos (Menlo Park CA), Tab grid array.
  14. Massingill Thomas J. (Scotts Valley CA), Thin cavity down ball grid array package based on wirebond technology.
  15. Malladi Deviprasad (Campbell CA) Bogatin Eric L. (San Jose CA) Zand Bahram (Laguna Niguel CA), Thin film chip capacitor for electrical noise reduction in integrated circuits.

이 특허를 인용한 특허 (214)

  1. Oh, Kwang Seok; Park, Jong Wook; Park, Young Kuk; Min, Byoung Youl, Adhesive on wire stacked semiconductor package.
  2. Oh, Kwang Seok; Park, Jong Wook; Park, Young Kuk; Min, Byoung Youl, Adhesive on wire stacked semiconductor package.
  3. Kossives, Dean Paul; Ren, Fan; Tai, King Lien, Air isolated crossovers.
  4. Patel Sunil A. ; Chia Chok J. ; Desai Kishor V., Apparatus and method for improving ball joints in semiconductor packages.
  5. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  6. Tongbi Jiang ; Walter L. Moden, Apparatus and methods for providing substrate structures having metallic layers for microelectronics devices.
  7. Tongbi Jiang ; Walter L. Moden, Apparatus and methods for providing substrate structures having metallic layers for microelectronics devices.
  8. Farnworth,Warren M.; Corisis,David J.; Akram,Salman, Apparatus for forming modular sockets using flexible interconnects and resulting structures.
  9. Farnworth,Warren M.; Corisis,David J.; Akram,Salman, Apparatus for forming modular sockets using flexible interconnects and resulting structures.
  10. Kwang-Seong Choi KR, BGA semiconductor package improving solder joint reliability and fabrication method thereof.
  11. Hui, Chong Chin; Kuan, Lee Choon; Chai, Lee Kian, BOC semiconductor package including a semiconductor die and a substrate bonded circuit side down to the die.
  12. Choi, Kwang-Seong, Ball grid array (BGA) semiconductor package improving solder joint reliability.
  13. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  14. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  15. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  16. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  17. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Ball grid array package fabrication with IC die support structures.
  18. Zhao, Sam Ziqun; Khan, Rezaur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package having one or more stiffeners.
  19. Khan, Reza-ur Rahman; Zhong, Chong Hua, Ball grid array package substrates and method of making the same.
  20. Khan,Reza ur Rahman; Zhong,Chong Hua, Ball grid array package substrates with a modified central opening and method for making the same.
  21. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with multiple interposers.
  22. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with patterned stiffener layer.
  23. Zhao, Sam Ziqun; Khan, Reza ur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package with patterned stiffener surface and method of assembling the same.
  24. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  25. Khan,Reza ur Rahman; Zhao,Sam Ziqun, Ball grid array package with stepped stiffener layer.
  26. Lin, Chun Hung; Lee, I Zeng; Tao, Su; Chen, Kun-Ching, Ball grid array semiconductor package with improved strength and electric performance and method for making the same.
  27. Goh, Jing S., Board on chip ball grid array.
  28. Tam, Samuel Waising; Pun, Tai Wai (David); Pang, Tak Shing (Dick), Camera module with molded tape flip chip imager mount and method of manufacture.
  29. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Chip package.
  30. Lin, Mou-Shiung; Lin, I, Shih-Hsiung, Chip package having a chip combined with a substrate via a copper pillar.
  31. Chen, Ke-Hung; Lin, Shih-Hsiung; Lin, Mou-Shiung, Chip package with dam bar restricting flow of underfill.
  32. Peter R. Ewer GB, Chip scale package.
  33. Su Ching-Huei,TWX ; Tao Su,TWX, Chip scale package.
  34. Yoon Jin-hyun,KRX ; Lee Chung-woo,KRX, Chip scale package.
  35. Kim, Nam Seog; Jang, Dong Hyeon; Kang, Sa Yoon; Kwon, Heung Kyu, Chip scale packages manufactured at wafer level.
  36. Ewer Peter R.,GBX, Chip scale packaging process.
  37. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
  38. Il Kwon Shim ; Chang Kyu Park KR; Byung Joon Han KR; Vincent DiCaprio ; Paul Hoffman, Chip-scale semiconductor package of the fan-out type and method of manufacturing such packages.
  39. Choon Heung Lee KR; Won Dai Shin KR; Chang Hoon Ko KR; Won Sun Shin KR; Seon Goo Lee KR; Won Kyun Lee KR; Tae Hoan Jang KR; Jun Young Yang KR, Circuit board for semiconductor package.
  40. Shin, WonSun; Lee, SeonGoo; Jang, TaeHoan; Chun, DoSung; DiCaprio, Vincent, Circuit board semiconductor package.
  41. Ju-Hoon Yoon KR; Dae-Byung Kang KR, Circuit pattern tape for wafer-scale production of chip size semiconductor packages.
  42. Nagai,Akira; Eguchi,Shuji; Ogino,Masahiko; Segawa,Masanori; Ishii,Toshiak; Tsuyuno,Nobutake; Kokaku,Hiroyoshi; Hattori,Rie; Morishima,Makoto; Anjoh,Ichiro; Tsubosaki,Kunihiro; Miyazaki,Chuichi; Kitan, Circuit tape having adhesive film semiconductor device and a method for manufacturing the same.
  43. Nagai Akira,JPX ; Eguchi Shuji,JPX ; Ogino Masahiko,JPX ; Segawa Masanori,JPX ; Ishii Toshiak,JPX ; Tsuyuno Nobutake,JPX ; Kokaku Hiroyoshi,JPX ; Hattori Rie,JPX ; Morishima Makoto,JPX ; Anjoh Ichiro, Circuit tape having adhesive film, semiconductor device, and a method for manufacturing the same.
  44. Nagai, Akira; Eguchi, Shuji; Ogino, Masahiko; Segawa, Masanori; Ishii, Toshiak; Tsuyuno, Nobutake; Kokaku, Hiroyoshi; Hattori, Rie; Morishima, Makoto; Anjoh, Ichiro; Tsubosaki, Kunihiro; Miyazaki, Ch, Circuit tape having adhesive film, semiconductor device, and a method for manufacturing the same.
  45. Hem P. Takiar ; Ranjan J. Mathew, Connection assembly for reflective liquid crystal projection with branched PCB display.
  46. Awad, Elie; Awad, Mariette A.; Feng, Kai D., Design of BEOL patterns to reduce the stresses on structures below chip bondpads.
  47. Awad,Elie; Awad,Mariette A.; Feng,Kai D., Design of BEOL patterns to reduce the stresses on structures below chip bondpads.
  48. Awad,Elie; Awad,Mariette A.; Feng,Kai D., Design of beol patterns to reduce the stresses on structures below chip bondpads.
  49. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die down ball grid array package.
  50. Khan, Reza-Ur Rahman; Zhao, Sam Ziqun, Die down ball grid array packages and method for making same.
  51. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die-down ball grid array package with die-attached heat spreader and method for making the same.
  52. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same.
  53. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package with a heat spreader and method for making the same.
  54. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with attached stiffener ring.
  55. Zhao, Sam Z; Khan, Reza-ur R, Die-up ball grid array package with die-attached heat spreader.
  56. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Die-up ball grid array package with enhanced stiffener.
  57. Khan,Reza ur Rahman; Zhao,Sam Ziqun; Bacher,Brent, Die-up ball grid array package with patterned stiffener opening.
  58. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with printed circuit board attachable heat spreader.
  59. Zhao,Sam Z; Khan,Reza ur R, Die-up ball grid array package with printed circuit board attachable heat spreader.
  60. Cui, Cheng Qiang; Ng, Kai C.; Cheung, Chee Wah, Die-up integrated circuit package with grounded stiffener.
  61. Rahman Khan,Reza ur; Zhao,Sam Ziqun, Enhanced die-down ball grid array and method for making the same.
  62. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Enhanced die-up ball grid array packages and method for making the same.
  63. Glenn, Thomas P.; Gillett, Blake A., Exposed copper strap in a semiconductor package.
  64. Briar John,SGX, Flip chip thermally enhanced ball grid array.
  65. John Briar SG, Flip chip thermally enhanced ball grid array.
  66. Khan,Reza ur Rahman; Zhao,Sam Ziqun, IC die support structures for ball grid array package fabrication.
  67. Carlson, Lars S.; Zhao, Shulai, Insulator/metal bonding island for active-area silver epoxy bonding.
  68. Zhang, Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  69. Zhang,Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  70. Siegel, Harry M.; Chiu, Anthony M., Integrated circuit device with exposed upper and lower die surfaces.
  71. Syri, Erich; Romer, Bernd, Integrated circuit with a housing accommodating the integrated circuit.
  72. Grigg, Ford B., Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods.
  73. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  74. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  75. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  76. Vincent DiCaprio ; Sean T. Crowley ; J. Mark Bird, Low profile package for plural semiconductor dies.
  77. Zhong, Chong Hua; Khan, Rezaur Rahman, Low voltage drop and high thermal performance ball grid array package.
  78. Zhong, Chonghua; Khan, Reza-ur Rahman, Low voltage drop and high thermal performance ball grid array package.
  79. Zhong,Chong Hua; Rahman Khan,Reza ur, Low voltage drop and high thermal performance ball grid array package.
  80. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  81. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  82. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  83. Farnworth, Warren M.; Corisis, David J.; Akram, Salman, Method and apparatus for forming modular sockets using flexible interconnects and resulting structures.
  84. Farnworth,Warren M.; Corisis,David J.; Akram,Salman, Method and apparatus for forming modular sockets using flexible interconnects and resulting structures.
  85. James H Morris ; Michael Powers ; Harry Rieger, Method and apparatus for laser ablation of a target material.
  86. Morris, James H; Powers, Michael; Rieger, Harry, Method and apparatus for laser ablation of a target material.
  87. Lim, Lysander; Welland, David R.; Pavelka, John B.; Healy, Edmund G., Method and apparatus for synthesizing high-frequency signals for wireless communications.
  88. Welland David R. ; Pavelka John B. ; Healy Edmund G., Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors.
  89. Jiang, Tongbi, Method and structure for manufacturing improved yield semiconductor packaged devices.
  90. Jiang, Tongbi, Method and structure for manufacturing improved yield semiconductor packaged devices.
  91. Jiang, Tongbi, Method and structure for manufacturing improved yield semiconductor packaged devices.
  92. Kung, Chen-Yueh; Ho, Kwun-Yao; Fu, Jackie, Method and structure for tape ball grid array package.
  93. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Method for assembling a ball grid array package with multiple interposers.
  94. Zhao,Sam Zinqun; Khan,Reza ur Rahman; Chaudhry,Imtiaz, Method for assembling a ball grid array package with two substrates.
  95. Hui, Chong Chin; Kian, Lee Choon; Chai, Lee Kian, Method for fabricating BOC semiconductor package.
  96. Hembree, David R; Wood, Alan G., Method for fabricating a through wire interconnect (TWI) on a semiconductor substrate having a bonded connection and an encapsulating polymer layer.
  97. Grigg,Ford B., Method for fabricating interposers including upwardly protruding dams, semiconductor device assemblies including the interposers.
  98. Hembree, David R.; Wood, Alan G., Method for fabricating stacked semiconductor system with encapsulated through wire interconnects (TWI).
  99. Kresge, John S.; Markovich, Voya R., Method for forming an electrical structure.
  100. Farnworth, Warren M.; Corisis, David J.; Akram, Salman, Method for forming modular sockets using flexible interconnects and resulting structures.
  101. Ju-Hoon Yoon KR; Woo-Hyun Kong KR; Chang-Bok Lee KR; Sung-Jin Yang KR, Method for laminating circuit pattern tape on semiconductor wafer.
  102. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Method for making an enhanced die-up ball grid array package with two substrates.
  103. Kostelnik, Jan; Wolf, Jürgen, Method for producing an optical module.
  104. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Method of assembling a ball grid array package with patterned stiffener layer.
  105. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Method of fabricating chip package.
  106. Oh,Kwang Seok; Park,Jong Wook; Park,Young Kuk; Min,Byoung Youl, Method of forming a stacked semiconductor package.
  107. Lin, Shih-Hsiung; Lin, Mou-Shiung, Method of joining chips utilizing copper pillar.
  108. Lin, Shih-Hsiung; Lin, Mou-Shiung, Method of joining chips utilizing copper pillar.
  109. Ohuchi, Shinji; Yamada, Shigeru; Shiraishi, Yasushi, Method of making semiconductor device packaged by sealing resin member.
  110. Kim, Youn Sang; Kim, Bong Chan; Kim, Yoon Joo, Method of making semiconductor package with adhering portion.
  111. Ohuchi, Shinji; Yamada, Shigeru; Shiraishi, Yasushi, Method of manufacturing semiconductor device including semiconductor elements mounted on base plate.
  112. Grigg,Ford B., Methods for fabricating interposers including upwardly protruding dams.
  113. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Methods of making a die-up ball grid array package with printed circuit board attachable heat spreader.
  114. Allen Thomas Mays ; Kris Allan Slesinger ; Michael Camillo Weller, Micro grid array solder interconnection structure for second level packaging joining a module and a printed circuit board.
  115. Mays Allen Thomas ; Slesinger Kris Allan ; Weller Michael Camillo, Micro grid array solder interconnection structure for second level packaging joining a module and printed circuit board.
  116. Allen Thomas Mays ; Kris Allan Slesinger ; Michael Camillo Weller, Micro grid array solder interconnection structure with solder columns for second level packaging joining a module and printed circuit board.
  117. Paul Hoffman, Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package.
  118. William Tze-You Chen, Miniaturized chip scale ball grid array semiconductor package.
  119. Farnworth,Warren M.; Corisis,David J.; Akram,Salman, Modular sockets using flexible interconnects.
  120. Farnworth,Warren M.; Corisis,David J.; Akram,Salman, Modular sockets using flexible interconnects.
  121. Shih-Chang Lee TW; Gwo Liang Weng TW, Molding apparatus and molding method for flexible substrate based package.
  122. Lee Shih-Chang,TWX ; Weng Gwo Liang,TWX, Molding apparatus for flexible substrate based package.
  123. Schueller, Randolph D., Multi-metal layer circuit.
  124. Petkovsek, Robert Raymond; Hagedorn, Louis, Multi-walled tube and method of manufacture.
  125. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  126. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  127. Lin, Mou-Shiung; Peng, Bryan, Multiple chips bonded to packaging structure with low noise and multiple selectable functions.
  128. Hartwick, David Joseph; Batra, Gautam, Multiple layer card circuit boards.
  129. Workley, James H.; Shippee, Geoffrey D.; Bruner, Kevin David, Multiple sensor detector systems and detection methods of magnetic cards and devices.
  130. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  131. Sarihan Vijay ; Mercado Lei L., Package for an electronic component and a method of making it.
  132. Il Kwon Shim SG; Vincent DiCaprio ; Paul Hoffman ; Byung Joon Han SG, Package for stacked integrated circuits.
  133. DiStefano ThomasH., Packaged microelectronic elements with enhanced thermal conduction.
  134. Dickey, Brenton L.; Jiang, Tongbi, Pre-applied adhesion promoter.
  135. Haeng-Il Kim KR; Gun-Yong Lee KR; Kwang-Soo Jung KR, Printed circuit board and pad apparatus having a solder deposit.
  136. Takiar Hem P. ; Mathew Ranjan J., Reflective liquid crystal display and connection assembly and method.
  137. Huang, Ching-Cheng; Lin, Chuen-Jye; Lei, Ming-Ta; Lin, Mou-Shiung, Reliable metal bumps on top of I/O pads after removal of test probe marks.
  138. Sakaguchi Noboru,JPX ; Miyajima Yoshinori,JPX ; Hizume Toru,JPX, Resin-shield type semiconductor device.
  139. Ik Seong Park KR; In Soo Kang KR, Semiconductor chip package and fabrication method thereof.
  140. Lee Kyu Jin,KRX ; Choi Wan Gyun,KRX, Semiconductor chip package using flexible circuit board with central opening.
  141. Wood, Alan G.; Hembree, David R., Semiconductor component having through wire interconnect (TWI) with compressed wire.
  142. Hembree, David R., Semiconductor component having through wire interconnect with compressed bump.
  143. Shizuno, Yoshinori, Semiconductor device.
  144. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
  145. Satoshi Yamada JP; Michitaka Kimura JP; Masatoshi Yasunaga JP, Semiconductor device and manufacturing method thereof.
  146. Ohuchi Shinji,JPX ; Yamada Shigeru,JPX ; Shiraishi Yasushi,JPX, Semiconductor device and method for manufacturing the same.
  147. Pendse, Rajendra D., Semiconductor device and method of forming pad layout for flipchip semiconductor die.
  148. Pendse, Rajendra D., Semiconductor device and method of forming pad layout for flipchip semiconductor die.
  149. Il Kwon Shim SG; Chang Kyu Park KR; Byung Joon Han SG; Vincent DiCaprio ; Paul Hoffman, Semiconductor device and method of manufacturing such device.
  150. Grigg, Ford B., Semiconductor device assemblies including interposers with dams protruding therefrom.
  151. Grigg,Ford B., Semiconductor device assemblies including interposers with dams protruding therefrom.
  152. Masahiko Ogino JP; Shuji Eguchi JP; Akira Nagai JP; Takumi Ueno JP; Masanori Segawa JP; Hiroyoshi Kokaku JP; Toshiaki Ishii JP; Ichiro Anjoh JP; Asao Nishimura JP; Chuichi Miyazaki JP; Mamo, Semiconductor device having a porous buffer layer for semiconductor device.
  153. Shigeru Yamada JP; Yasufumi Uchida JP; Noriko Murakami JP; Yoshinori Shizuno JP, Semiconductor device having an improved structure for preventing cracks, and improved small-sized semiconductor.
  154. Yamada Shigeru,JPX ; Uchida Yasufumi,JPX ; Murakami Noriko,JPX ; Shizuno Yoshinori,JPX, Semiconductor device having an improved structure for preventing cracks, improved small-sized semiconductor and method of manufacturing the same.
  155. Ohuchi,Shinji; Yamada,Shigeru; Shiraishi,Yasushi, Semiconductor device including semiconductor element mounted on another semiconductor element.
  156. Ohuchi, Shinji; Yamada, Shigeru; Shiraishi, Yasushi, Semiconductor device including semiconductor elements mounted on base plate.
  157. Ohuchi, Shinji; Yamada, Shigeru; Shiraishi, Yasushi, Semiconductor device including semiconductor elements mounted on base plate.
  158. Ohuchi, Shinji; Yamada, Shigeru; Shiraishi, Yasushi, Semiconductor device including semiconductor elements mounted on base plate.
  159. Yilmaz, Hamza; Sapp, Steven; Wang, Qi; Li, Minhua; Murphy, James J.; Diroll, John Robert, Semiconductor die packages using thin dies and metal substrates.
  160. Hiroyuki Nakanishi JP; Katsunobu Mori JP; Toshiya Ishio JP; Shinji Suminoe JP, Semiconductor integrated circuit device and manufacturing method thereof.
  161. Hembree, David R; Wood, Alan G., Semiconductor module system having encapsulated through wire interconnect (TWI).
  162. Hembree, David R.; Wood, Alan G., Semiconductor module system having stacked components with encapsulated through wire interconnects (TWI).
  163. Kim, Youn Sang; Kim, Bong Chan; Kim, Yoon Joo, Semiconductor package.
  164. Shin, Won Sun; Chun, Do Sung; Lee, Seon Goo; Shim, Il Kwon; DiCaprio, Vincent, Semiconductor package and method for fabricating the same.
  165. Shin, Won Sun; Lee, Seon Goo; Chun, Do Sung; Jang, Tae Hoan; DiCaprio, Vincent, Semiconductor package and method for fabricating the same.
  166. Shin, Won Sun; Lee, Seon Goo; Chun, Do Sung; Jang, Tae Hoan; DiCaprio, Vincent D., Semiconductor package and method for fabricating the same.
  167. Shin,Won Sun; Chun,Do Sung; Lee,Sang Ho; Lee,Seon Goo; DiCaprio,Vincent, Semiconductor package and method for fabricating the same.
  168. Shin,Won Sun; Chun,Do Sung; Lee,Soon Goo; Shim,Il Kwon; DiCaprio,Vincent, Semiconductor package and method for fabricating the same.
  169. Shin,Won Sun; Lee,Seon Goo; Chun,Do Sung; Jang,Tae Hoan; DiCaprio,Vincent, Semiconductor package and method for fabricating the same.
  170. Shin, WonSun; Chun, DoSung; Lee, SeonGoo; Lee, SangHo; DiCaprio, Vincent, Semiconductor package and method for manufacturing the same.
  171. WonSun Shin KR; DoSung Chun TH; SeonGoo Lee KR; SangHo Lee KR; Vincent DiCaprio, Semiconductor package and method for manufacturing the same.
  172. Heo, Young Wook, Semiconductor package having one or more die stacked on a prepackaged device and method therefor.
  173. Heo, Young Wook, Semiconductor package having stacked semiconductor chips and method of making the same.
  174. Scanlan, Christopher M.; Berry, Christopher J., Semiconductor package in package.
  175. Scanlan, Christopher M.; Berry, Christopher J., Semiconductor package in package.
  176. Sirinorakul, Saravuth, Semiconductor package with full plating on contact side surfaces and methods thereof.
  177. Yenrudee, Suebphong; Kongpoung, Chanapat; Hongsongkiat, Sant; Ounkaew, Siriwanna; Injan, Chatchawan; Sirinorakul, Saravuth, Semiconductor package with plated metal shielding and a method thereof.
  178. Markus K. Liebhard, Semiconductor package with warpage resistant substrate.
  179. Shin,WonSun; Chun,DoSung; Lee,SangHo; Lee,SeonGoo; DiCaprio,Vincent, Stackable semiconductor package having semiconductor chip within central through hole of substrate.
  180. St. Amand, Roger D.; Han, ChangSuk; Kim, YounSang; Park, KyungRok; Perelman, Vladimir, Stacked electronic component package having film-on-wire spacer.
  181. Wood, Alan G.; Hembree, David R., Stacked semiconductor component having through wire interconnect (TWI) with compressed wire.
  182. Wood, Alan G.; Hiatt, William M.; Hembree, David R., Stacked semiconductor components having conductive interconnects.
  183. Wood, Alan G.; Hembree, David R., Stacked semiconductor components with through wire interconnects (TWI).
  184. Lee,Seon Goo; Kim,Young Ho; Lee,Choon Heung, Stacking structure for semiconductor chips and a semiconductor package using it.
  185. Heo, Young Wook, Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor.
  186. Yoshida,Akito, Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor.
  187. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  188. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  189. Lee, Jin-Yuan; Lin, Mou-Shiung, Structure of high performance combo chip and processing method.
  190. Hoffman, Paul Robert; Zoba, David Albert, Structures for improving heat dissipation in stacked semiconductor packages.
  191. Hoffman, Paul Robert; Zoba, David Albert, Structures for improving heat dissipation in stacked semiconductor packages.
  192. Mostafazadeh, Shahram, Substrate for semiconductor packaging.
  193. Hsu Kao-Yu,TWX ; Lee Shih Chang,TWX ; Kung Wei-Chun,TWX, Substrate strip for use in packaging semiconductor chips.
  194. Kao-Yu Hsu TW; Shih Chang Lee TW; Wei-Chun Kung TW, Substrate strip for use in packaging semiconductor chips and method for making the substrate strip.
  195. Brenton L. Dickey ; Tongbi Jiang, Substrates and assemblies including pre-applied adhesion promoter.
  196. Dickey, Brenton L.; Jiang, Tongbi, Substrates and assemblies including pre-applied adhesion promoter.
  197. Kahlisch, Knut; Mieth, Henning, Support matrix for integrated semiconductors, and method for producing it.
  198. Kahlisch, Knut; Mieth, Henning, Support matrix with bonding channel for integrated semiconductors, and method for producing it.
  199. Hembree, David R.; Wood, Alan G., System with semiconductor components having encapsulated through wire interconnects (TWI).
  200. Mullen, Jeffrey D.; O'Shea, Norman E., Systems and methods for flexible components for powered cards and devices.
  201. Stewart O. Dunlap ; Stephen E. Bastear ; Gary M. Meszaros ; Nasser M. Barabi ; James E. Spooner, Test handling method and equipment for conjoined integrated circuit dice.
  202. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array package.
  203. Zhao, Sam Ziqun; Khan, Reaz-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array packaging.
  204. Jiang, Tongbi, Thermally conductive adhesive tape for semiconductor devices and method for using the same.
  205. Tongbi Jiang, Thermally conductive adhesive tape for semiconductor devices and method using the same.
  206. Toh Tuck Fook,SGX ; Leong Chew Weng,SGX ; Yew Chee Kiang,SGX ; Ong Pang Hup,SGX, Thin chip-size integrated circuit package.
  207. Shin,Won Sun; Chun,Do Sung; Lee,Seon Goo; Shim,Il Kwon; DiCaprio,Vincent, Thin semiconductor package including stacked dies.
  208. Hoffman, Paul Robert, Thin semiconductor package with semiconductor chip and electronic discrete device.
  209. Wood, Alan G; Hembree, David R, Through wire interconnect (TWI) for semiconductor components having wire in via and bonded connection with substrate contact.
  210. Hembree, David R.; Wood, Alan G., Through wire interconnect (TWI) having bonded connection and encapsulating polymer layer.
  211. Kinzer, Daniel M.; Arzumanyan, Aram; Sammon, Tim, Vertical conduction flip-chip device with bump contacts on single surface.
  212. Caletka, David Vincent; Park, Seungbae; Sathe, Sanjeev Balwant, Wafer scale thin film package.
  213. Caletka,David Vincent; Park,Seungbae; Sathe,Sanjeev Balwant, Wafer scale thin film package.
  214. Ogino,Masahiko; Eguchi,Shuji; Nagai,Akira; Ueno,Takumi; Segawa,Masanori; Kokaku,Hiroyoshi; Ishii,Toshiaki; Anjoh,Ichiro; Nishimura,Asao; Miyazaki,Chuichi; Mita,Mamoru; Okabe,Norio, Wiring tape for semiconductor device including a buffer layer having interconnected foams.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로