$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Hammer for forming bulges in an array of compliant pin blanks 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-003/30
  • H01R-043/00
출원번호 US-0878434 (1997-06-18)
발명자 / 주소
  • Kman Stephen Joseph
  • Stubecki John Arthur
  • Sondej William Richard
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Calfee, Halter & Griswold LLP
인용정보 피인용 횟수 : 4  인용 특허 : 47

초록

A hammer for forming bulges in an array of compliant pin blanks by compressive deformation to thereby attach the array of pin blanks to a printed circuit board is provided. Each of the compliant pin blanks has a substrate engaging portion and a compliant section spaced from the substrate engaging po

대표청구항

[ We claim:] [1.] A hammer for forming bulges in an array of compliant pin blanks by compressive deformation to thereby attach said array of pin blanks to a printed circuit board, each of said compliant pin blanks having a substrate-engaging portion and a compliant section spaced from said substrate

이 특허에 인용된 특허 (47) 인용/피인용 타임라인 분석

  1. Emerick Alan J. (Warren Center PA) Marsh Eugene L. (Endicott NY) Miller Thomas L. (Vestal NY) Zalesinski Jerzy M. (Endicott NY), Affixing pluggable pins to a ceramic substrate.
  2. Andros Frank E. (Binghamton NY) Kerjilian Ghazaros K. (Vestal NY) Stevens Bert E. (Vestal NY) Tomek Reinhold E. (Endwell NY), Air-cooled hybrid electronic package.
  3. Bindra Perminder S. (South Salem NY) Lueck Peter J. (Leonberg NY DEX) Naegele Eberhard H. (Johnson City NY), Alignment-registration tool for fabricating multi-layer electronic packages.
  4. Darrow, Russell E.; Ingraham, Glenn J.; Larnerd, John D.; Nesky, Robert W., Apparatus for connecting contact pins to a substrate.
  5. Fey Donald (Vestal NY) Legg John T. (Glen Aubrey NY) Pierson Mark V. (Binghamton NY), Automatic extrusion pinning method and apparatus.
  6. Ushifusa Nobuyuki (Hitachi JPX) Shinohara Hiroichi (Hitachi JPX) Nagayama Kousei (Ibaraki JPX) Ogihara Satoru (Hitachi JPX) Soga Tasao (Hitachi JPX), Ceramic multilayer circuit board and semiconductor module.
  7. Gow ; 3rd John (Owego NY) Hoffman Herman S. (Apalachin NY) Stephans Earl (Chenango Forks NY), Cermet resistor trimming method.
  8. Lovendusky ; Charles Michael, Circuit board contact.
  9. Sitzler Fred C. (Hanover PA), Circuit board contact element and compliant section thereof.
  10. Kendall Jerry A. (Lewisville TX) Webb David M. (Lewisville TX), Compliant electrical connector pin.
  11. Charsky Ronald S. (Binghamton NY) Olson Leonard T. (Centreville VA) Pagnani David P. (Apalachin NY), Composite dielectric structure for optimizing electrical performance in high performance chip support packages.
  12. Neidich Douglas A. (Harrisburg PA), Compressible core electrical connector.
  13. Long William B. (Camp Hill PA) Shannon Suel G. (Harrisburg PA), Electrical connector for interconnecting printed circuit boards.
  14. Legrady Janos (Putnam Valley NY), Electrical terminal with frangible mounting leg and method of forming the same.
  15. Joseph Charles A. (Candor NY) Petrozello James R. (Endicott NY), Electrically conductive composition and use thereof.
  16. Kanbara Koji (Tokyo JPX), Flexible tube assembly for endoscope.
  17. Feilchenfeld Natalie B. (Endicott NY) Fuerniss Stephen J. (Endicott NY) Glenning John J. (Vestal NY) Pawlowski Walter P. (Endicott NY) Phelan Giana M. (Endicott NY) Rickerl Paul G. (Endicott NY), Forming a polymide pattern on a substrate.
  18. Arisaka Hiroshi (Tokyo JPX), High frequency electrical connector comprising multilayer circuit board.
  19. Ozawa Takashi (Tokyo JPX) Munakata Ichiro (Kawasaki JPX) Takagi Hiroaki (Kawasaki JPX) Kozaki Ryoichi (Kawasaki JPX), Hybrid IC device.
  20. Fisher James (Georgetown CAX) Balkenhol Charles C. (Islington CAX) Roberts Leo B. (Ottawa CAX), Inserting pins into printed circuit boards.
  21. Whitehead Graham K. (Ipswich GB2) Taylor Kenneth (East Barnet GB2), Integrated circuit chip carrier.
  22. Gedney ; Ronald W. ; Rasile ; John, Integrated circuit package.
  23. Frankeny Jerome A. (Taylor TX) Frankeny Richard F. (Austin TX) Hermann Karl (Austin TX) Imken Ronald L. (Round Rock TX), Integrated circuit packaging using flexible substrate.
  24. Gedney ; Ronald Walker ; Rodite ; Robert Richard, Metallized ceramic and printed circuit module.
  25. Desai Kishor V. (Vestal NY) Franchak Nelson P. (Binghamton NY) Katyl Robert H. (Vestal NY) Kohn Harold (Endwell NY) Sholtes Tamar A. (Endicott NY) Veeraraghavan Vilakkudi G. (Endicott NY) Woychik Cha, Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate.
  26. Koopman Nicholas George (Hopewell Junction NY), Method for making conduction-cooled circuit package.
  27. Mukherjee Shyama P. (Vestal NY), Method for producing a ceramic.
  28. Dougherty William E. (Wappingers Falls NY) Greer Stuart E. (Poughkeepsie NY), Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations di.
  29. Aakalu Nandakumar G. (Poughkeepsie NY) Rittmiller Lawrence A. (Saugerties NY), Non-bleeding thixotropic thermally conductive material.
  30. Chiang Jung-Shan (Taipei TWX), Pin grid array adaptor mounting hardware.
  31. Pierson Mark V. (Binghamton NY), Pin retention method and apparatus.
  32. Macek Joseph S. (Binghamton NY) Petrozello James R. (Endicott NY) Tomek Reinhold E. (Endwell NY), Pin with tubular elliptical compliant portion and method for affixing to mating receptacle.
  33. Kman Stephen J. (Port Crane NY) Stubecki John A. (Nichols NY) Sondej William R. (Vestal NY), Pinned module.
  34. Lin Paul T. (Austin TX), Process for making a hermetic low cost pin grid array package.
  35. Camsell Edwin (Harrisburg PA) Feiber Wolfgang E. A. (Harrisburg PA) Kline Jackie A. (Harrisburg PA) Rubendall Douglas C. (Millersburg PA), Programmable insertion tool for a pin header.
  36. Donson William A. (Endicott NY) Ellerson James V. (Endicott NY) Hammer Richard B. (Apalachin NY) Lafer William (Chenango Bridge NY) Snyder Keith A. (Vestal NY), Providing circuit lines on a substrate.
  37. Darrow Russell E. (Newark Valley NY) Memis Irving (Vestal NY) Poliak Richard M. (Endwell NY), Sealing of integrated circuit modules.
  38. Sugimoto Masahiro (Yokosuka JPX) Wakabayashi Tetsushi (Yokohama JPX) Muratake Kiyoshi (Kawasaki JPX), Semiconductor device.
  39. Soga Tasao (Hitachi JPX) Goda Marahiro (Hitachi JPX) Nakano Fumio (Hitachi JPX) Kushima Tadao (Ibaraki JPX) Ushifusa Nobuyuki (Hitachi JPX) Kobayashi Fumiyuki (Sagamihara JPX) Sawahata Mamoru (Hitach, Semiconductor resin package structure.
  40. Darrow Russell E. (Endicott NY) Emerick Alan J. (Warren Center PA) Larnerd John D. (Owego NY), Solder leveling technique.
  41. Ameen ; Joseph G. ; Elmore ; Glenn V. ; Peter ; Anthony E., Strippable solder mask material comprising polysulfone, silicon dioxide filler, and solvent.
  42. Adwalpalker Avinash S. (Stormville NY) Harvilchuck Joseph M. (Billings NY) Ranalli Joseph R. (Fishkill NY) Rich David W. (Middletown NY), Stripped gold plating process.
  43. Simpson John P. (Apalachin NY), Surface mounted array strain relief device.
  44. Wigby Jon (Pennsylvania Furnace PA), Terminal post inserting component.
  45. Horvath Joseph L. (Poughkeepsie NY), Thermal conduction element for semiconductor devices.
  46. Nakanishi Keiichirou (Kokubunji JPX) Yamamoto Masakazu (Hadano JPX) Yamada Minoru (Hanno JPX), Thick film and thin film composite substrate and electronic circuit apparatus using it.
  47. Feinberg Irving (Poughkeepsie NY) Wu Leon L. (Hopewell Junction NY), Thick film capacitor having very low internal inductance.

이 특허를 인용한 특허 (4) 인용/피인용 타임라인 분석

  1. Moore,Richard B., Fastener forming apparatus and method for making a fastener of metal.
  2. Moore, Richard B., Method of making a fastener of metal.
  3. Yoon, Woong K., Universal snap-fit spacer.
  4. Budman, Mark; Chamberlin, Bruce; Li, Li; Stack, James, Zero insertion force compliant pin contact and assembly.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로