$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Multilayer floating gate field effect transistor structure for use in integrated circuit devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/788
  • H01L-029/792
출원번호 US-0837556 (1997-04-21)
발명자 / 주소
  • Liu Yowjuang William
출원인 / 주소
  • Advanced Micro Devices, Inc.
대리인 / 주소
    Foley & Lardner
인용정보 피인용 횟수 : 89  인용 특허 : 11

초록

A floating gate field effect transistor (FET) is provided on a semiconductor-on-insulator (SOI) or silicon-on-insulator structure. The silicon substrate is etched to form stepped structures upon which the transistors are formed. Layers of silicon substrate can be stacked upon each other to form a mu

대표청구항

[ What is claimed is:] [1.] A flash memory integrated circuit, comprising:a first semiconductor-on-insulator layer including a first insulating layer above a first conductive layer above a first semiconductor substrate above a first floating gate above a first control gate above a second insulating

이 특허에 인용된 특허 (11)

  1. Ning Tak H. (Yorktown Heights NY) Wu Ben S. (Yorktown Heights NY), FET and/or bipolar devices formed in thin vertical silicon on insulator (SOI) structures.
  2. Shirasaki Masahiro (Kawasaki JPX), MIS transistor structure for increasing conductance between source and drain regions.
  3. Kondo Shigeki (Hiratsuka JPX), Manufacturing method for SOI-type thin film transistor.
  4. Rhee Taepok (Seoul KRX), Method for making a semiconductor device having a silicon-on-insulator structure.
  5. Hisamoto Dai (Kokubunji JPX) Kaga Toru (Urawa JPX) Kimura Shinichiro (Hachioji JPX) Moniwa Masahiro (Hannou JPX) Tanaka Haruhiko (Kokubunji JPX) Hiraiwa Atsushi (Kodaira JPX) Takeda Eiji (Koganei JPX, Method for manufacturing a semiconductor device and a semiconductor memory device.
  6. Owens Alexander H. (Los Gatos CA), Multilevel gate array integrated circuit structure with perpendicular access to all active device regions.
  7. Koyama, Shoji; Inoue, Tatsuro, Non-volatile semiconductor memory device having thin film memory transistors stacked over associated selecting transistors.
  8. Usami Mitsuo (Akishima JPX) Tase Takashi (Hachioji JPX), Semiconductor device and fabrication method.
  9. Tsuda Hisanori (Atsugi JPX) Koizumi Toru (Yokohama JPX) Watanabe Hidenori (Hiratsuka JPX), Semiconductor device and its fabrication method.
  10. Chen Bomy Able (Hopewell Junction NY) Kulkarni Subhash Balakrishna (Peekskill NY) Lasky Jerome Bret (Essex Junction VT) Mann Randy William (Jericho VT) Nowak Edward Joseph (Essex Junction VT) Rausch , Semiconductor structure incorporating thin film transistors with undoped cap oxide layers.
  11. Mayer Donald C. (Palos Verdes CA) MacWilliams Kenneth P. (Redondo Beach CA), Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods.

이 특허를 인용한 특허 (89)

  1. De Winter, Rudi; Bower, Christopher; Cok, Ronald S.; Meitl, Matthew, Compound micro-transfer-printed power transistor device.
  2. Lee, Thomas H., Dense arrays and charge storage devices.
  3. Lee, Thomas H., Dense arrays and charge storage devices.
  4. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Johnson, Mark G.; Farmwald, Paul Michael; Kouznetzov, Igor G., Dense arrays and charge storage devices.
  5. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetsov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  6. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetsov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  7. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael, Dense arrays and charge storage devices.
  8. Lee,Thomas H.; Subramanian,Vivek; Cleeves,James M.; Walker,Andrew J.; Petti,Christopher; Kouznetzov,Igor G.; Johnson,Mark G.; Farmwald,Paul M.; Herner,Brad, Dense arrays and charge storage devices.
  9. Shibata, Hiroshi; Isobe, Atsuo, Display device comprising a thin film transistor and a storage capacitor.
  10. Shibata, Hiroshi; Isobe, Atsuo, Display device comprising pixel.
  11. Shibata,Hiroshi; Isobe,Atsuo, Display device comprising pixel portion.
  12. Shibata, Hiroshi; Isobe, Atsuo, Display device having capacitor wiring.
  13. Bernstein, Kerry; Dalton, Timothy Joseph; Gambino, Jeffrey Peter; Jaffe, Mark David; Kartschoke, Paul David; Luce, Stephen Ellinwood; Stamper, Anthony Kendall, Double-sided integrated circuit chips.
  14. Bernstein, Kerry; Dalton, Timothy; Gambino, Jeffrey P.; Jaffe, Mark D.; Kartschoke, Paul D.; Luce, Stephen E.; Stamper, Anthony K., Double-sided integrated circuit chips.
  15. Bernstein, Kerry; Dalton, Timothy; Gambino, Jeffrey Peter; Jaffe, Mark David; Kartschoke, Paul David; Luce, Stephen Ellinwood; Stamper, Anthony Kendall, Double-sided integrated circuit chips.
  16. Bernstein, Kerry; Dalton, Timothy; Gambino, Jeffrey Peter; Jaffe, Mark David; Kartschoke, Paul David; Luce, Stephen Ellinwood; Stamper, Anthony Kendall, Double-sided integrated circuit chips.
  17. Bernstein, Kerry; Dalton, Timothy; Gambino, Jeffrey Peter; Jaffe, Mark David; Kartschoke, Paul David; Luce, Stephen Ellinwood; Stamper, Anthony Kendall, Double-sided integrated circuit chips.
  18. Zhang, Yanli; Makala, Raghuveer S.; Alsmeier, Johann, Enhanced channel mobility three-dimensional memory structure and method of making thereof.
  19. Ahn, Byung Jin; Park, Byung Soo; Chung, Sung Jae, Flash memory cell and method of manufacturing the same, and programming/erasing/reading method in the flash memory cell.
  20. Ahn, Byung Jin; Park, Byung Soo; Chung, Sung Jae, Flash memory cell and method of manufacturing the same, and programming/erasing/reading method in the flash memory cell.
  21. Cao, Jianjun; Beach, Robert; Lidow, Alexander; Nakata, Alana; Zhao, Guangyuan; Ma, Yanping; Strittmatter, Robert; De Rooij, Michael A.; Zhou, Chunhua; Kolluri, Seshadri; Liu, Fang-Chang; Chiang, Ming-Kun; Cao, Jiali; Jauhar, Agus, GaN transistors with polysilicon layers used for creating additional components.
  22. Bin Yu, Hard mask for integrated circuit fabrication.
  23. Keshavarzi, Ali; De, Vivek K.; Narendra, Siva G., Insulated channel field effect transistor with an electric field terminal region.
  24. Adamic ; Jr. Fred W., Integrated circuit including inverted dielectric isolation.
  25. Gauthier, Jr., Robert J.; Mousa, Mahmoud A.; Putnam, Christopher S., Inverted multilayer semiconductor device assembly.
  26. Shibata, Hiroshi; Isobe, Atsuo, Liquid crystal device having a thin film transistor.
  27. Shibata, Hiroshi; Isobe, Atsuo, Liquid crystal display device including light shielding film.
  28. Campbell, John E.; Devine, William T.; Srikrishnan, Kris V., Method and structure for buried circuits and devices.
  29. Campbell,John E.; Devine,William T.; Srikrishnan,Kris V., Method and structure for buried circuits and devices.
  30. Campbell,John E.; Devine,William T.; Srikrishnan,Kris V., Method and structure for buried circuits and devices.
  31. Campbell,John E.; Devine,William T.; Srikrishnan,Kris V., Method and structure for buried circuits and devices.
  32. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  33. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  34. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  35. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  36. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  37. William Hsioh-Lien Ma ; Dominic Joseph Schepis, Method of fabricating a multistack 3-dimensional high density semiconductor device.
  38. Hui, Angela T.; Singh, Bhanwar, Method of forming smaller trench line width using a spacer hard mask.
  39. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
  40. Ma William Hsioh-Lien ; Schepis Dominic Joseph, Multistack 3-dimensional high density semiconductor device and method for fabrication.
  41. Zatelli Nicola,ITX ; Pio Federico,ITX ; Vajana Bruno,ITX, Nonvolatile semiconductor memory device structure with superimposed bit lines and short-circuit metal strips.
  42. Bin Yu, Process for forming gate conductors.
  43. Bin Yu, Process for forming multiple active lines and gate-all-around MOSFET.
  44. Shibata, Hiroshi; Isobe, Atsuo, Projector including display device.
  45. Lee,Thomas H.; Walker,Andrew J.; Petti,Christopher J.; Kouznetzov,Igor G., Rail stack array of charge storage devices and method of making same.
  46. Divakauni, Ramachandra; Hakey, Mark C.; Ma, William H-L.; Mandclman, Jack A.; Tonti, William R., SIO stacked DRAM logic.
  47. Divakauni, Ramachandra; Hakey, Mark C.; Ma, William H.-L.; Mandelman, Jack A.; Tonti, William R., SOI stacked DRAM logic.
  48. Arao, Tatsuya, Semiconductor device.
  49. Arao, Tatsuya, Semiconductor device.
  50. Arao,Tatsuya, Semiconductor device.
  51. Shibata, Hiroshi, Semiconductor device.
  52. Hayakawa, Yukio, Semiconductor device and control method therefor.
  53. Ohtake, Hiroto; Tagami, Masayoshi; Tada, Munehiro; Hayashi, Yoshihiro, Semiconductor device and having trench interconnection.
  54. Yamazaki, Shunpei; Koyama, Jun, Semiconductor device and manufacturing method thereof.
  55. Yamazaki,Shunpei; Koyama,Jun, Semiconductor device and manufacturing method thereof.
  56. Shibata, Hiroshi; Isobe, Atsuo, Semiconductor device and method of manufacturing thereof.
  57. Shibata,Hiroshi; Isobe,Atsuo, Semiconductor device and method of manufacturing thereof.
  58. Shibata, Hiroshi; Isobe, Atsugo, Semiconductor device comprising pixel portion.
  59. Uchiyama, Hiroyuki, Semiconductor device having MOS-transistor formed on semiconductor substrate and method for manufacturing thereof.
  60. Koji Yamamoto JP, Semiconductor device having a dual damascene interconnect structure and method for manufacturing same.
  61. Yamamoto, Koji, Semiconductor device having a dual damascene interconnect structure and method for manufacturing same.
  62. Kawahigashi,Syogo, Semiconductor device having silicon on insulator structure and method of fabricating the same.
  63. Takahashi, Hiroshi; Umebayashi, Taku, Semiconductor device, manufacturing method thereof, and electronic apparatus.
  64. Takahashi, Hiroshi; Umebayashi, Taku, Semiconductor device, manufacturing method thereof, and electronic apparatus.
  65. Yamazaki,Shunpei; Koyama,Jun; Suzawa,Hideomi; Ono,Koji; Arao,Tatsuya, Semiconductor display device and manufacturing method thereof.
  66. Yamazaki,Shunpei; Koyama,Jun; Suzawa,Hideomi; Ono,Koji; Arao,Tatsuya, Semiconductor display device and manufacturing method thereof.
  67. Fukuzumi, Yoshiaki; Aochi, Hideaki; Kito, Masaru; Miyano, Kiyotaka; Mori, Shinji; Mizushima, Ichiro, Semiconductor memory device having a circuit formed on a single crystal semiconductor layer with varied germanium concentration.
  68. Walker, Andrew J.; Petti, Christopher, TFT mask ROM and method for making same.
  69. Walker,Andrew J.; Petti,Christopher, TFT mask ROM and method for making same.
  70. Mahajani, Maitreyee; Walker, Andrew J., Thin film transistor with metal oxide layer and method of making same.
  71. Enquist, Paul M.; Fountain, Jr., Gaius Gillman, Three dimensional device integration method and integrated device.
  72. Enquist, Paul M.; Fountain, Jr., Gaius Gillman, Three dimensional device integration method and integrated device.
  73. Enquist,Paul M.; Fountain,Gaius, Three dimensional device integration method and integrated device.
  74. Farooq, Mukta G.; Hannon, Robert; Iyer, Subramanian S.; Kinser, Emily R., Three dimensional integrated circuit integration using dielectric bonding first and through via formation last.
  75. Pachamuthu, Jayavel; Rabkin, Peter; Xia, Jilin; Petti, Christopher, Three dimensional memory device containing aluminum source contact via structure and method of making thereof.
  76. Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Johnson, Mark G.; Farmwald, Paul M.; Kouznetsov, Igor G., Three terminal nonvolatile memory device with vertical gated diode.
  77. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  78. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  79. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  80. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  81. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  82. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  83. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  84. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  85. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  86. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  87. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  88. Kouznetsov, Igor G.; Walker, Andrew J., Two mask floating gate EEPROM and method of making.
  89. Kouznetsov, Igor G.; Walker, Andrew J., Two mask floating gate EEPROM and method of making.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로