$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Load sharing controller for optimizing monetary cost 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/00
출원번호 US-0714696 (1996-09-16)
발명자 / 주소
  • Robertazzi Thomas G.
  • Luryi Serge
  • Sohn Jeeho
출원인 / 주소
  • The Research Foundation of State University of New York
대리인 / 주소
    Baker & Botts, L.L.P.
인용정보 피인용 횟수 : 104  인용 특허 : 2

초록

A load sharing system which minimizes overall costs by assigning segments of a divisible load to distributed processors based on the monetary cost of each processor. The distributed processors are connected to a network such as a local area network or the internet. A controller divides a divisible l

대표청구항

[ We claim:] [1.] A system for distributing an incoming computing job comprising:a plurality of processors, each with an associated monetary cost;a queue for receiving said incoming computing job;a controller for dividing said received computing job into segments and allocating said segments to at l

이 특허에 인용된 특허 (2)

  1. Nemirovsky Paul (3 Bouldercrest Ct. Rockville MD 20850) Ball Michael (1012 S. Mansion Dr. Silver Spring MD 20770) Dahl Roy (8152 Mandan Ter. Greenbelt MD 20770), Method for efficient distributed data communications network access network configuration.
  2. Agrawal Prathima (New Providence NJ) Telichevesky Ricardo (Cambridge MA) Trotter John A. (Somerville NJ), Method of operating a multiprocessor computer to solve a set of simultaneous equations.

이 특허를 인용한 특허 (104)

  1. Proudler,Graeme John; Balacheff,Boris; Plaquin,David, Apparatus and method for creating a trusted environment.
  2. Proudler,Graeme John; Balacheff,Boris; Worley,John S.; Hyser,Chris D.; Worley, Jr.,William S, Apparatus and method for creating a trusted environment.
  3. Brenner, Larry Bert; Browning, Luke Matthew; Srinivas, Mysore Sathyanarayana; VanFleet, James William, Apparatus and method for initial load balancing in a multiple run queue system.
  4. He, Yuxiong; Elnikety, Sameh; McKinley, Kathryn S.; Ren, Shaolei, Assigning jobs to heterogeneous processing modules.
  5. Hamilton, II, Rick Allen; Seaman, James Wesley, Automated memory reallocation and optimization between logical partitions.
  6. Hamilton, II, Rick Allen; Seaman, James Wesley, Automated processor reallocation and optimization between logical partitions.
  7. Koretz, David A.; Lambert, Jr., Jeffrey, Capacity management and predictive planning systems based on trended rate change of monitored factors and methods thereof.
  8. Odhner, Matt; Zizys, Giedrius, Capacity planning for server resources.
  9. Odhner,Matthew C.; Zizys,Giedrius; Schliiter,Kent, Capacity planning for server resources.
  10. Odhner,Matthew C.; Zizys,Giedrius; Schliiter,Kent, Capacity planning for server resources.
  11. Ellis, Frampton Erroll, Commercial distributed processing by personal computers over the internet.
  12. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  13. Ellis, Frampton E., Computer and microprocessor control units that are inaccessible from the internet.
  14. Ellis, Frampton E., Computer or microchip controlled by a firewall-protected master controlling microprocessor and firmware.
  15. Ellis, Frampton E., Computer or microchip including a network portion with RAM memory erasable by a firewall-protected master controller.
  16. Ellis, Frampton E., Computer or microchip with a secure control bus connecting a central controller to volatile RAM and the volatile RAM to a network-connected microprocessor.
  17. Ellis, Frampton E., Computer or microchip with a secure system BIOS and a secure control bus connecting a central controller to many network-connected microprocessors and volatile RAM.
  18. Ellis, Frampton E., Computer or microchip with a secure system bios having a separate private network connection to a separate private network.
  19. Ellis, Frampton E., Computer or microchip with an internal hardware firewall and a master controlling device.
  20. Ellis, Frampton E., Computer or microchip with its system bios protected by one or more internal hardware firewalls.
  21. Ellis, Frampton E., Computer with at least one faraday cage and internal flexibility sipes.
  22. Ellis, III, Frampton E., Computers and microchips with a faraday cage, a side protected by an internal hardware firewall and an unprotected side connected to the internet for network operations, and with internal hardware compartments.
  23. Ellis, Frampton E., Computers and microchips with a faraday cage, with a side protected by an internal hardware firewall and unprotected side connected to the internet for network operations, and with internal hardware compartments.
  24. Ellis, III, Frampton E., Computers and microchips with a portion protected by an internal hardware firewall.
  25. Ellis, III, Frampton E., Computers and microchips with a portion protected by an internal hardware firewalls.
  26. Ellis, III, Frampton E., Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
  27. Ellis, III, Frampton Erroll, Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
  28. Ellis, Frampton E., Computers including an undiced semiconductor wafer with Faraday Cages and internal flexibility sipes.
  29. Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall and an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary inner hardware firewalls.
  30. Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall leaving an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary interior hardware firewalls.
  31. Ellis, Frampton E., Computers or microchips with a primary internal hardware firewall and with multiple internal harware compartments protected by multiple secondary interior hardware firewalls.
  32. Miyahara Koji,JPX, Data distribution system and method for distributing data to a destination using a distribution device having a lowest distribution cost associated therewith.
  33. Dalton, Christopher I., Demonstrating integrity of a compartment of a compartmented operating system.
  34. Joseph Harold Havens JP, Device and method for parallel simulation task generation and distribution.
  35. Jerome M. Kurtzberg ; Menachem Levanoni, Dynamic user management for timed shared computer systems.
  36. Fellenstein, Craig W.; Hamilton, II, Rick A.; Joseph, Joshy; Seaman, James W., Dynamically building application environments in a computational grid.
  37. Fellenstein, Craig W.; Hamilton, II, Rick A.; Joseph, Joshy; Seaman, James W., Dynamically building application environments in a computational grid.
  38. Ellis, Frampton E., Global network computers.
  39. Ellis, III, Frampton E., Global network computers.
  40. Ellis, III,Frampton E., Global network computers.
  41. Ellis, III,Frampton E., Global network computers.
  42. Ellis,Frampton E, Global network computers.
  43. Yongyong Xu, Global sideband service distributed computing method.
  44. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  45. Hamilton, II,Rick Allen; Seaman,James Wesley, Hierarchical weighting of donor and recipient pools for optimal reallocation in logically partitioned computer systems.
  46. Proudler, Graeme John; Balacheff, Boris, Information system.
  47. Larkin,Michael K., Intelligent system control agent for managing jobs on a network by managing a plurality of queues on a client.
  48. Ellis,Frampton E., Internal firewall for a personal computer to deny access by a network to a user's secure portion.
  49. Ellis, III, Frampton E., Internal hardware firewalls for microchips.
  50. Hayashi, Naoki, Job managing device, job managing method and job managing program.
  51. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  52. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  53. Chittigala, Jes Kiran; Shankar, Ravi A., Managing use of lease resources allocated on fallover in a high availability computing environment.
  54. Gavish,Amnon; Volterra,Abner, Method and apparatus for allocating processor pool resources for handling mobile data connections.
  55. Moore, Matthew P.; Redburn, Jeremy A.; Schwichtenberg, Frank; Wolf, Alyssa A.; Yasskin, Jeffrey; Zeigler, Benjamin J., Method and apparatus for provisioning software on a network of computers.
  56. Moore, Matthew P.; Redburn, Jeremy A.; Schwichtenberg, Frank; Wolf, Alyssa A.; Yasskin, Jeffrey; Zeigler, Benjamin J., Method and apparatus for scheduling jobs on a network.
  57. de Oliveira, Marcelo Gomes, Method and apparatus for selecting a media processor to host a conference.
  58. McCarthy,Clifford A.; Jin,Canming, Method and system for allocating system resources among applications using weights.
  59. Hamilton, II,Rick Allen; Seaman,James Wesley, Method and system for automated adapter reallocation and optimization between logical partitions.
  60. Hamilton, II,Rick Allen; Seaman,James Wesley, Method and system for automated memory reallocating and optimization between logical partitions.
  61. Oliveira, Marcelo Gomes, Method and system for balancing the load on media processors based upon CPU utilization information.
  62. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  63. Crawford, Jr.,Isom L.; Murphy,Michael D., Method and system for dynamically allocating computer system resources.
  64. Chekuri, Chandra; Khanna, Sanjeev, Method and system for load scheduling multidimensional tasks among multiple processors.
  65. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  66. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  67. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  68. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  69. Yamada,Sou; Inabata,Shinjiro; Miyakawa,Nobuaki; Takashima,Hajime; Kitamura,Kunihiro; Nagashima,Unpei, Method for assigning job in parallel processing method and parallel processing method.
  70. Hill, Ralph D., Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths.
  71. Hill,Ralph D., Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths.
  72. Hamilton, II,Rick Allen; Seaman,James Wesley, Method for marketing to instant messaging service users.
  73. Sahoo, Ramendra K.; Oliner, Adam J., Method for using a priority queue to perform job scheduling on a cluster based on node rank and performance.
  74. Pearson, Siani Lynne; Proudler, Graeme John, Method of and apparatus for ascertaining the status of a data processing environment.
  75. Graupner, Sven; Singhal, Sharad; Pruyne, James C., Method of processing request by server computer system.
  76. Guy E. Blelloch ; Phillip B. Gibbons ; Yossi Matias IL; Girija J. Narlikar, Methods and apparatus for scheduling parallel processors.
  77. Proudler, Graeme John; Burton, William; Kuhlmann, Dirk; Plaquin, David, Methods, devices and data structures for trusted data.
  78. Ellis, Frampton E., Microchip with faraday cages and internal flexibility sipes.
  79. Ellis, Frampton E, Microchips with an internal hardware firewall.
  80. Ellis, III, Frampton E., Microchips with an internal hardware firewall protected portion and a network portion with microprocessors which execute shared processing operations with the network.
  81. Ellis, III, Frampton E., Microchips with an internal hardware firewall that by its location leaves unprotected microprocessors or processing units which performs processing with a network.
  82. Ellis, Frampton E, Microchips with inner firewalls, faraday cages, and/or photovoltaic cells.
  83. Ellis, Frampton E., Microchips with multiple internal hardware-based firewalls and dies.
  84. Griffin, Jonathan; Dalton, Christopher I.; Child, Michael; Chen, Liqun; Norman, Andrew Patrick, Multiple trusted computing environments.
  85. Proudler,Graeme John; Chan,David, Operation of trusted state in computing platform.
  86. Proudler, Graeme John, Performance of a service on a computing platform.
  87. Griffin,Jonathan; Dalton,Christopher I., Performing secure and insecure computing operations in a compartmented operating system.
  88. Ellis, III, Frampton E., Personal and server computers having microchips with multiple processing units and internal firewalls.
  89. Ellis, Frampton E., Personal computer, smartphone, tablet, or server with a buffer zone without circuitry forming a boundary separating zones with circuitry.
  90. Lipton, Daniel; Weiss, Samuel L., Post-processing phase in a distributed processing system using assignment information.
  91. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  92. Kawaguchi,Kenichi, Program translator and processor.
  93. Hamilton, II,Rick Allen; Seaman,James Wesley, Reciprocity and stabilization in dynamic resource reallocation among logically partitioned systems.
  94. Graupner, Sven; Singhal, Sharad; Pruyne, James C., Resource management for shared computing environment.
  95. Maher Robert Crawford ; Barish Jeffrey, Scalable audio processing on a heterogeneous processor array.
  96. Hamilton, II,Rick Allen; Seaman,James Wesley; Tamaru,Johnnye Rumi Lopes; Waters,Timothy Moffett, Services heuristics for computer adapter placement in logical partitioning operations.
  97. Fellenstein, Craig William; Hamilton, II, Rick Allen; Joseph, Joshy; Seaman, James Wesley, System and method for dynamically building application environments in a computational grid.
  98. Yamada, Kazumi, System and method for transferring tasks in a multi-core processor based on trial execution and core node.
  99. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  100. Headley,Richard E.; DeVillers,Richard E.; Mirzadeh,Shiva; Hatch,Gerald A., System for scheduling and monitoring computer processes.
  101. Takada, Aritoki, Systems and methods for managing public and private queues for a storage system.
  102. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  103. Koretz, David A., User load balancing systems and methods thereof.
  104. Diamond, Michael, Using a scalable graphics system to enable a general-purpose multi-user computer system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로