$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Jitter detection method and apparatus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04B-003/46
출원번호 US-0926632 (1997-09-10)
발명자 / 주소
  • Crittenden Brent S.
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman
인용정보 피인용 횟수 : 33  인용 특허 : 12

초록

A jitter detection method and apparatus for informing an adaptive equalizer that the correlated jitter of transmitted data exceeds a predetermined jitter value. In one embodiment of the present invention, a jitter detection circuit receives transmitted data symbol pulses and clock signal pulses. The

대표청구항

[ What is claimed is:] [1.] An apparatus comprising:a jitter detection circuit measuring a plurality of phase errors including a first phase error and a second phase error between a selected plurality of data signals and a corresponding plurality of clock signals, wherein the jitter detection circui

이 특허에 인용된 특허 (12)

  1. Guo Bin (Fremont CA), All digital high speed algorithmic data recovery method and apparatus using locally generated compensated broad band tim.
  2. Iyota Toshio (Kawasaki JPX) Kato Takeo (Kawasaki JPX), Clock supply apparatus indicating and transmitting preciseness of generated clock signal.
  3. Saito Naritoshi (Tokyo JPX), Clock synchronization control check system.
  4. Wong Hee (San Jose CA), Device and method for measuring the jitter of a recovered clock signal.
  5. Ferraiolo Frank D. (New Windsor NY) Gersbach John E. (Burlington VT) Novof Ilya I. (Burlington VT), Digital data link performance monitor.
  6. Shiga Nobuo (Kanagawa JPX), Digital phase-locked loop with random walk filter.
  7. Williams Bruce H. (Sandy UT) Arbanas Glenn A. (Salt Lake City UT) Greeff Roy E. (Salt Lake City UT), Digitally implemented phase and lock indicators for a bit synchronizer.
  8. Rust Robert (Boise ID) Luque Phillip R. (Boise ID) Knee Derek L. (Sunnyvale CA), Digitally phase modulated clock inhibiting reduced RF emissions.
  9. Hamre John D. (Plymouth MN), Jitter measurement using a statistically locked loop.
  10. Henderson Richard D. (Sunnyvale CA) Yin Leung Frederick K. (Cupertino CA), Method and structure for digital phase synchronization.
  11. Otani Susumu (Tokyo JPX) Iwasaki Motoya (Tokyo JPX), Phase controlled demodulator for digital communications system.
  12. Copley Mark (Colorado Springs CO) Jensen Gordon A. (Colorado Springs CO), Token ring local area network testing apparatus for phase jitter testing.

이 특허를 인용한 특허 (33)

  1. Jones, William W.; Patravali, Shrenik Pamana, Adaptive analog equalizer.
  2. Hirt,Walter; Gfeller,Fritz, Apparatus and method for determining the quality of a digital signal.
  3. Aiello Roberto ; Sparrell Carlton J., Baseband receiver apparatus and method.
  4. Aiello,Roberto; Gehring,Stephan; Lynch,William; Rahardja,Krisnawan K.; Rogerson,Gerald; Sparell,Carlton J., Baseband wireless network for isochronous communication.
  5. Aiello,Roberto; Gehring,Stephan; Lynch,William; Rahardja,Krisnawan; Rogerson,Gerald; Sparell,Carlton J., Baseband wireless network for isochronous communication.
  6. Syracuse, Anthony A.; Maysick, Randall R.; Middleton, Thomas Gregory; Phinney, Daniel P.; Sakharshete, Swapnil; Schaertel, David M., Combined ultrasonic-based multifeed detection system and sound-based damage detection system.
  7. Hansen, Victor; Landerholm, Erik; Peters, II, Samuel J., Data transmission error reduction via automatic data sampling timing adjustment.
  8. Hansen,Victor; Landerholm,Erik; Peters, II,Samuel J., Data transmission error reduction via automatic data sampling timing adjustment.
  9. Katic,Ognjen, Decision feedback equalizer (DFE) for jitter reduction.
  10. Kuzmenka,Maksim, Device and method for clock generation.
  11. Strait, Jeffrey C.; Sy, Eugene T., Efficient implementation for equalization of multicarrier channels.
  12. Gagnon, Mathieu, Equalization adaptation using timing detector.
  13. Katic, Ognjen; Yee, Paul V.; Warner, William D., Equalizer adaptation for heavily compressed or clipped communications signals.
  14. Katic, Ognjen; Yee, Paul V.; Warner, William D., Equalizer for heavily clipped or compressed communications signals.
  15. Katic, Ognjen; Yee, Paul V.; Warner, William D., Equalizer for heavily clipped or compressed communications signals.
  16. Jaussi, James E.; Casper, Bryan K.; Martin, Aaron K., Filtering variable offset amplifer.
  17. Jaussi, James E.; Casper, Bryan K.; Martin, Aaron K., Filtering variable offset amplifier.
  18. Jaussi,James E.; Casper,Bryan K.; Martin,Aaron K., Filtering variable offset amplifier.
  19. Jaussi, James E., High gain amplifier circuits and their applications.
  20. Bonaccio, Anthony R.; Cranford, Jr., Hayden C.; Iadanza, Joseph A.; Ventrone, Sebastian T.; Wyatt, Stephen D., Intrinsic RC power distribution for noise filtering of analog supplies.
  21. Bonaccio,Anthony R.; Cranford, Jr.,Hayden C.; Iadanza,Joseph A.; Ventrone,Sebastian T.; Wyatt,Stephen D., Intrinsic RC power distribution for noise filtering of analog supplies.
  22. Niijima, Hirokatsu, Jitter quantity calculator and tester.
  23. Phinney, Daniel P.; Titus, Albert H., Method and apparatus for correcting for a phase shift between a transmitter and a receiver.
  24. Daniel P. Phinney ; David M. Pultorak, Method and apparatus for determining a digital phase shift in a signal.
  25. Gupta, Atul K.; d'Haene, Wesley C., Precision adaptive equalizer.
  26. Kulczyk, Konrad; Palmer, Anthony; Ewing, James, Signal processing method and apparatus.
  27. Bachmeier,Felix A.; Easter,Jonathan P., System and method for clock phase recovery.
  28. Hafed,Mohamed M.; Duerden,Geoffrey D.; Roberts,Gordon W., System and method for generating a jittered test signal.
  29. Aiello,Roberto; Sparrell,Carlton; Rogerson,Gerald, Ultra wide band base band receiver.
  30. Aiello, Roberto; Gehring, Stephan; Lynch, William; Rahardja, Krisnawan K.; Rogerson, Gerald; Sparell, Carlton J., Ultra wide band communication network.
  31. Aiello,Roberto; Sparrell,Carlton; Rogerson,Gerald, Ultra wide band communication systems and methods.
  32. Aiello, Roberto; Rogerson, Gerald; Sparrell, Carlton; Tuft, Jacob, Ultra wide band transmitter.
  33. Sparrell, Carlton; Aiello, Roberto; Rogerson, Gerald; Ho, Minnie, Wireless TDMA system and method for network communications.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로