$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated heat spreader/stiffener with apertures for semiconductor package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
  • H01L-023/34
  • H05K-007/20
출원번호 US-0935424 (1997-09-23)
발명자 / 주소
  • McCormick John P.
  • Patel Sunil A.
출원인 / 주소
  • LSI Logic Corporation
대리인 / 주소
    Beyer & Weaver, LLP
인용정보 피인용 횟수 : 70  인용 특허 : 17

초록

Provided is a single-piece integrated heat spreader/stiffener which is bonded to the substrate and die in a semiconductor package following electrical bonding of the die to the substrate, a packaging method using the integrated heat spreader/stiffener, and a semiconductor package incorporating the i

대표청구항

[ What is claimed is:] [1.] A semiconductor device package, comprising:a packaging substrate;a semiconductor die attached to said substrate;a top portion of an integrated heat spreader/stiffener having a plurality of apertures;a circumferential side region attached to said top portion; anda cavity d

이 특허에 인용된 특허 (17)

  1. Variot Patrick (San Jose CA), Apparatus for encapsulating an integrated circuit package.
  2. Banerji Kingshuk (Plantation FL) Nounou Fadia (Plantation FL) Mullen ; III William B. (Boca Raton FL), Backplane grounding for flip-chip integrated circuit.
  3. Culnane Thomas Moran ; Gaynes Michael Anthony ; Seto Ping Kwong ; Shaukatullah Hussain, Chip carrier modules with heat sinks attached by flexible-epoxy.
  4. Andros Frank E. (Binghamton NY) Bupp James R. (Endwell NY) DiPietro Michael (Vestal NY) Hammer Richard B. (Apalachin NY), Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device.
  5. Juskey Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Papageorge Marc V. (Plantation FL), Flip-chip package for integrated circuits.
  6. Berndlmaier Erich (Wappingers Falls NY) Clark Bernard T. (Poughquag NY) Dorler Jack A. (Wappingers Falls NY), Heat transfer structure for integrated circuit package.
  7. Harayda George Michael (Middlesex NJ) Austin Wayne Miller (Flemington NJ), Heat-sink assembly for high-power stud-mounted semiconductor device.
  8. Settles John R. ; Mountjoy Richard D., Integrated circuit assembly adhesive and method thereof.
  9. Ross Richard J. (Moraga CA), Integrated circuit packages with heat dissipation for high current load.
  10. Mahulikar Deepak (Meriden CT), Metal pin grid array package.
  11. Kurokawa Yasuhiro (Tokyo JPX), Package structure for semiconductor device having a flexible wiring circuit member spaced from the package casing.
  12. McShane Michael B. (Austin TX) Lin Paul T. (Austin TX) Wilson Howard P. (Austin TX), Packaged semiconductor device having a low cost ceramic PGA package.
  13. Karnezos Marcos (Menlo Park CA), Process for assembling a TAB grid array package for an integrated circuit.
  14. Nishiguchi Masanori (Yokohama JPX), Semiconductor chip module having an electrically insulative thermally conductive thermal dissipator directly in contact.
  15. Horiuchi Michio,JPX ; Harayama Yoichi,JPX, Structure and process for mounting semiconductor chip.
  16. Juskey Frank J. (Coral Springs FL) Suppelsa Anthony B. (Coral Springs FL), Thermally conductive integrated circuit package with radio frequency shielding.
  17. Joshi Rajeev, Thermally enhanced micro-ball grid array package.

이 특허를 인용한 특허 (70)

  1. Hung, Wensen, 3DIC package comprising perforated foil sheet.
  2. Patel Sunil A. ; Chia Chok J. ; Desai Kishor V., Apparatus and method for improving ball joints in semiconductor packages.
  3. Dauksher Walter J ; Engel Pedro F, Apparatus for the reduction of interfacial stress caused by differential thermal expansion in an integrated circuit package.
  4. Fan,Chun Ho; Lam,Wing Keung; Sze,Ming Wang; Labeeb,Sadak Thamby; McLellan,Neil; Kirloskar,Mohan, Ball grid array package and process for manufacturing same.
  5. Datta, Madhav; McMaster, Mark, Bonded metal and ceramic plates for thermal management of optical and electronic devices.
  6. Goh, Kim-Yong; Luan, Jing-En, Chip Scale Package structure with can attachment.
  7. Sherif Raed ; Toy Hilton T. ; Womac David J., Chip assembly with load-bearing lid in thermal contact with the chip.
  8. Goh, Kim-Yong; Luan, Jing-En, Chip scale package structure with can attachment.
  9. McCormick, John P., Chip-over-chip integrated circuit package.
  10. Michael, Mihalis; Jergovic, Ilija, Chip-scale packaging with protective heat spreader.
  11. Kenny, Thomas W.; Munch, Mark; Zhou, Peng; Shook, James Gill; Goodson, Kenneth; Corbin, Dave; McMaster, Mark; Lovette, James, Cooling systems incorporating heat exchangers and thermoelectric layers.
  12. Miks, Jeffery Alan; McCormick, John, Electrical circuit with component-accommodating lid.
  13. Rinella, Agostino C.; Koning, Paul A., Electronic assemblies with solidified thixotropic thermal interface material.
  14. Nobori,Kazuhiro; Ikeda,Satoshi; Kato,Yasushi; Nakajima,Yasufumi, Electronic circuit device having circuit board electrically connected to semiconductor element via metallic plate.
  15. Nobori, Kazuhiro; Ikeda, Satoshi; Kato, Yasushi; Nakajima, Yasufumi, Electronic circuit device including metallic member having installation members.
  16. Kato, Mitsuhide; Tanaka, Koji; Taniguchi, Tetsuo, Electronic device.
  17. Shishido Itsuroh,JPX ; Matsumoto Toshihiro,JPX, Electronic package with bonded structure and method of making.
  18. Shishido, Itsuroh; Matsumoto, Toshihiro, Electronic package with bonded structure and method of making.
  19. Wang Hsing-Seng,TWX, Flip chip chip-scale package.
  20. Munch, Mark; Werner, Douglas E., Gimballed attachment for multiple heat exchangers.
  21. Yin Pang, Hawk; Hashizume, Kenichi, Grounded embedded flip chip RF integrated circuit.
  22. Akram, Salman; Kinsman, Larry, Heak sink chip package.
  23. Huang, Chien Ping; Hsiao, Cheng Hsu, Heat dissipating package structure and method for fabricating the same.
  24. Huang, Chien-Ping; Hsiao, Cheng-Hsu, Heat dissipating package structure and method for fabricating the same.
  25. Zhang, Jun; Wang, Yongsheng; Cao, Lu, Heat sink and heat dissipation system.
  26. Salman Akram ; Larry Kinsman, Heat sink chip package.
  27. Salman Akram ; Larry Kinsman, Heat sink chip package.
  28. Lim,Hong T.; Othieno,Maurice O.; Low,Qwai H., Heat spreader in integrated circuit package.
  29. Djekic, Ognjen, Heatsinking and packaging of integrated circuit chips.
  30. Terri J. Brownfield ; Jonathan D. Halderman, Inline flux measurement system.
  31. Yun, JaEun; Ju, Jong Wook; Ko, WonJun; Lee, Hye Ran, Integrated circuit packaging system with heat spreader and method of manufacture thereof.
  32. Swaminathan, Rajasekaran, Magnetic particle-based composite materials for semiconductor packages.
  33. Li, Kuan-Hsing; Liao, Kuo-Hsien, Metallic cover of miniaturization module.
  34. Law Ronald Leavitt ; Roy Apurba, Method for leadless die interconnect without substrate cavity.
  35. Ohsawa, Kenji; Ohde, Tomoshi, Method for making a semiconductor device.
  36. Datta, Madhav; McMaster, Mark; Brewer, Rick; Zhou, Peng; Tsao, Paul; Upadhaya, Girish; Munch, Mark, Method of fabricating high surface to volume ratio structures and their integration in microheat exchangers for liquid cooling system.
  37. Kim, KyungOe; Kim, YoungJoon; Shin, HyunSoo, Methods for manufacturing thermally enhanced flip-chip ball grid arrays.
  38. Datta, Madhav; Leong, Brandon; McMaster, Mark, Microheat exchanger for laser diode cooling.
  39. Sarihan Vijay ; Mercado Lei L., Package for an electronic component and a method of making it.
  40. Bonitz,Barry A.; Johnson,Eric A.; Vincent,Michael B., Packaging integrated circuits with adhesive posts.
  41. Fukuzono, Kenji; Yoshimura, Hideaki, Printed circuit board unit and semiconductor package.
  42. Fan,Chun Ho; Kirloskar,Mohan; McLellan,Neil, Process for fabricating an integrated circuit package with reduced mold warping.
  43. Fan, Chun Ho; Labeeb, Sadak Thamby; Sze, Ming Wang, Process for manufacturing ball grid array package.
  44. Rinella,Agostino C.; Koning,Paul A., Semi-solid metal injection methods for electronic assembly thermal interface.
  45. Karidis, John Peter; Schultz, Mark Delorman, Semiconductor chip packages having reduced stress.
  46. Shibata, Kazutaka; Oka, Junji; Kasuya, Yasumasa, Semiconductor device and fabrication process therefor.
  47. Shibata,Kazutaka; Oka,Junji; Kasuya,Yasumasa, Semiconductor device and fabrication process therefor.
  48. Hirokazu Honda JP, Semiconductor device having a flip chip cavity with lower stress and method for forming same.
  49. Matsushima Hironori,JPX, Semiconductor device having a packaged semiconductor element and permanent vent and manufacturing method thereof.
  50. Shimizu Nobutaka,JPX ; Nishimura Takao,JPX ; Kikuchi Atsushi,JPX ; Akai Takao,JPX ; Ihara Takumi,JPX, Semiconductor device having cap.
  51. Ando, Hideko, Semiconductor device having metal cap divided by slit.
  52. Akai, Takao, Semiconductor device manufacturing method, semiconductor device, and semiconductor device unit.
  53. Hsiung, Steve K.; Tan, Kevan V., Semiconductor device package substrate probe fixture.
  54. Shibata, Kazutaka, Semiconductor device reinforced by a highly elastic member made of a synthetic resin.
  55. Dahl Alex, Semiconductor package and method for increased thermal dissipation of flip-chip semiconductor package.
  56. Huang, Chien-Ping; Pu, Han-Ping; Chen, Chin-Te; Lin, Chang-Fu, Semiconductor package with heat dissipating structure.
  57. Hoffman, Paul; Mathews, Doug, Shielded semiconductor leadframe package.
  58. Hoffman, Paul; Mathews, Doug, Shielded semiconductor package with single-sided substrate and method for making the same.
  59. Alcoe, David J.; Blackwell, Kim J.; Jadhav, Virendra R., Stress reducing stiffener ring.
  60. Wang, Wen-chou Vincent; Li, Yuan; Euzent, Bruce; Mahadev, Vadali, Structure and assembly procedure for low stress thin die flip chip packages designed for low-K Si and thin core substrate.
  61. Ma, Qing; Maveety, Jim; Tran, Quan, Structure and process for reducing die corner and edge stresses in microelectronic packages.
  62. Ma, Qing; Maveety, Jim; Tran, Quan, Structure for reducing die corner and edge stresses in microelectronic packages.
  63. Sonderegger,Mark; Mistry,Balwantrai, System for dissipating heat and shielding electromagnetic radiation produced by an electronic device.
  64. Lee,Daniel; Huang,Chender; Lee,Chien Hsiun, Thermal dispensing enhancement for high performance flip chip BGA (HPFCBGA).
  65. Yang,Ching Hsu, Thermal enhance package with universal heat spreader.
  66. Cheah, Eng C.; Fritz, Donald S., Thermally enhanced metal capped BGA package.
  67. Chen, Eing-Chieh; Lai, Cheng-Yuan; Tien, Tzu-Yi, Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same.
  68. Eing-Chieh Chen TW; Cheng-Yuan Lai TW; Tzu-Yi Tien TW, Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same.
  69. Tetsuya Tao JP, Vented semiconductor device package having separate substrate, strengthening ring and cap structures.
  70. John P. McCormick, Vertically integrated flip chip semiconductor package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로