$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Intermediate-grain reconfigurable processing device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/80
출원번호 US-0632371 (1996-04-11)
발명자 / 주소
  • DeHon Andre
  • Mirsky Ethan
  • Knight
  • Jr. Thomas F.
출원인 / 주소
  • Massachusetts Institute of Technology
대리인 / 주소
    Hamilton, Brook, Smith & Reynolds, P.C.
인용정보 피인용 횟수 : 199  인용 특허 : 17

초록

A programmable integrated circuit utilizes a large number of intermediate-grain processing elements which are multibit processing units arranged in a configurable mesh. The coarse-grain resources, such as memory and processing, are deployable in a way that takes advantage of the opportunities for op

대표청구항

[ We claim:] [1.] A programmable integrated circuit comprising:logic units which perform operations on data in response to instructions of a defined set of instructions;memories which store and retrieve data in response to received addresses;a configurable interconnect which provides signal transmis

이 특허에 인용된 특허 (17)

  1. Deering Michael F. (Mountain View CA), Arithmetic logic system using the output of a first alu to control the operation of a second alu.
  2. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  3. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
  4. Ing-Simmons Nicholas K. (Oakley TX GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2), Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode.
  5. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  6. McCollum John L. (Saratoga CA), Field programmable digital signal processing array integrated circuit.
  7. Cook Peter W. (Mount Kisco NY), IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to.
  8. Grondalski Robert S. (Maynard MA), Mechanism for broadcasting data in a massively parallell array processing system.
  9. Guyer James M. (Marlboro MA) Epstein David I. (Framingham MA) Keating David L. (Holliston MA) Anderson Walker (Arlington MA) Veres James E. (Framingham MA) Kimmens Harold R. (Hudson MA), Method and apparatus for enhancing the operation of a data processing system.
  10. Zak Robert C. (Lexington MA) Leiserson Charles E. (Winchester MA) Kuzmaul Bradley C. (Waltham MA) Yang Shaw-Wen (Waltham MA) Hillis W. Daniel (Cambridge MA) Douglas David C. (Concord MA) Potter David, Parallel computer system including arrangement for transferring messages from a source processor to selected ones of a p.
  11. Gifford David K. (Cambridge MA), Parallel processing system with processor array having memory system included in system memory.
  12. Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808, Processor utilizing reconfigurable process segments to accomodate data word length.
  13. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
  14. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  15. Saccardi Raymond J. (Laurel MD), Reconfigurable pipelined processor.
  16. Gorin Allen L. (Fair Lawn NJ) Makofsky Patrick A. (Randolph NJ) Morton Nancy (Dover NJ) Oliver Neal C. (Madison NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY), Reconfigurable signal processor.
  17. Papadopoulos Gregory M. (Arlington MA) Culler David E. (Boston MA) Arvind (Arlington MA), Tagged token data processing system with operand matching in activation frames.

이 특허를 인용한 특허 (199)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Knowles, Simon, Apparatus and method for asymmetric dual path processing.
  12. Knowles, Simon, Apparatus and method for control processing in dual path processor.
  13. Knowles, Simon, Apparatus and method for separate asymmetric control processing and data path processing in a configurable dual path processor that supports instructions having different bit widths.
  14. Knowles, Simon, Apparatus and method for separate asymmetric control processing and data path processing in a dual path processor.
  15. Roy Rupan, Apparatus and method of implementing systems on silicon using dynamic-adaptive run-time reconfigurable circuits for processing multiple, independent data and control streams of varying rates.
  16. Filho,Eliseu M. Chaves, Apparatus for spreading, scrambling and correlation in a reconfigurable digital signal processor.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  20. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  21. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  22. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  23. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  24. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
  25. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  26. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  27. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  28. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  29. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  30. Scheppler,Michael; Gruber,Wolfgang, Configurable logic component without a local configuration memory and with a parallel configuration bus.
  31. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  32. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  33. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R., Configuring a multi-processor system.
  34. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  35. Mirsky,Ethan; French,Robert; Eslick,Ian, Controlling multiple context processing elements based on transmitted message containing configuration data, address mask, and destination indentification.
  36. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  37. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  38. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  39. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  40. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  41. Vorbach, Martin, Data processing system.
  42. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  43. Marc Duranton FR; Loic Geslin FR; Valerie Vier FR; Bernard Bru FR, Data processing using various data processors.
  44. Sato, Tomoyoshi, Data processor.
  45. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Data processor chip with flexible bus system.
  46. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  47. Williams,Kenneth M; Wang,Albert, Defining instruction extensions in a standard programming language.
  48. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  49. Campi,Fabio; Toma,Mario; Lodi,Andrea; Cappelli,Andrea; Canegallo,Roberto; Guerrieri,Roberto, Digital architecture for reconfigurable computing in digital signal processing.
  50. Khan, Shoab Ahmad; Rahmatullah, Muhammad Mohsin, Distributed processing architecture with scalable processing layers.
  51. Sutou, Shin-ichi, Dynamic reconfigurable circuit with a plurality of processing elements, data network, configuration memory, and immediate value network.
  52. Marketkar, Nandu J.; Benham, John R.; Knight, Jr., Thomas F.; Amirtharajah, Rajeevan, Electromagnetic coupler circuit board having at least one angled conductive trace.
  53. Marketkar,Nandu J.; Knight, Jr.,Thomas F.; Benham,John R.; Amirtharajah,Rajeevan, Electromagnetic coupler flexible circuit with a curved coupling portion.
  54. Johnson, Scott D., Extension adapter.
  55. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  56. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  57. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  58. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  59. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  60. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  61. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  62. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  63. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  64. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  65. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James, Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements.
  66. Gilson, Kent L., Hypercomputer.
  67. Gilson,Kent L., Hypercomputer.
  68. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  69. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  70. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  71. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  72. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  73. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  74. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  75. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui, Instruction set for efficient bit stream and byte stream I/O.
  76. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
  77. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr., Intermediate-grain reconfigurable processing device.
  78. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  79. DeHon, Andre; Mirsky, Ethan; Knight, Jr., Thomas F., Intermediate-grain reconfigurable processing device.
  80. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  81. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
  82. Mirsky, Ethan; French, Robert; Eslick, Ian, Local control of multiple context processing elements with configuration contexts.
  83. Mirsky, Ethan; French, Robert; Eslick, Ian, Local control of multiple context processing elements with major contexts and minor contexts.
  84. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  85. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  86. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  87. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  88. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek, Long instruction word processing with instruction extensions.
  89. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  90. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  91. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  92. Mitchler, Dennis Wayne, Low-power reconfigurable hearing instrument.
  93. Mitchler,Dennis Wayne, Low-power reconfigurable hearing instrument.
  94. Albonesi David H., Mechanism for dynamically adapting the complexity of a microprocessor.
  95. Keller, Eric R.; James-Roxby, Philip B., Method and apparatus for configuring a processor embedded in an integrated circuit for use as a logic element.
  96. Ethan Mirsky ; Robert French ; Ian Eslick, Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements.
  97. Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for position independent reconfiguration in a network of multiple context processing elements.
  98. Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for retiming in a network of multiple context processing elements.
  99. Mirsky, Ethan; French, Robert; Eslick, Ian, Method and apparatus for retiming in a network of multiple context processing elements.
  100. John A. Harding ; David A. Schwartz ; Lap-Wai Chow, Method and apparatus for selectively performing a plurality of logic operations and memory functions.
  101. Garey, Kenneth E., Method and apparatus of selecting one of a plurality of predetermined configurations using only necessary bus widths based on power consumption analysis for programmable logic device.
  102. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  103. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  104. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  105. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  106. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  107. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  108. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  109. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  110. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  111. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  112. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  113. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  114. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  115. Vorbach, Martin, Method for debugging reconfigurable architectures.
  116. Vorbach, Martin, Method for debugging reconfigurable architectures.
  117. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  118. Vorbach,Martin, Method for debugging reconfigurable architectures.
  119. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  120. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  121. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  122. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  123. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  124. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  125. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  126. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  127. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  128. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  129. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  130. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  131. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  132. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  133. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  134. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  135. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  136. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  137. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  138. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  139. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  140. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  141. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  142. Vorbach, Martin, Methods and devices for treating and/or processing data.
  143. Metlapalli, Kumar C., Methods and systems for computing platform.
  144. Pang, Jon Laurent; Usman, Mohammad; Khan, Shoab Ahmad; Rahmatullah, Muhammad Mohsin, Methods and systems for managing variable delays in packet transmission.
  145. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Methods and systems for transferring data between a processing device and external devices.
  146. Huppenthal, Jon M.; Caliga, David E., Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.
  147. Huppenthal,Jon M.; Caliga,David E., Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.
  148. Mirsky,Ethan; French,Robert; Eslick,Ian, Multi-channel bi-directional bus network with direction sideband bit for multiple context processing elements.
  149. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  150. Chow, Paul, Multi-processor reconfigurable computing system.
  151. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  152. Pappalardo, Francesco; Notarangelo, Giuseppe; Guidetti, Elio, Multidimensional processor architecture.
  153. Vorbach, Martin, Multiprocessor having associated RAM units.
  154. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  155. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  156. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  157. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  158. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  159. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  160. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  161. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  162. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  163. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  164. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  165. Sato, Tomoyoshi, Program product and data processor.
  166. Callen, Greg S., Programmable ALU.
  167. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R., Programmable logic configuration for instruction extensions.
  168. Vorbach, Martin, Reconfigurable elements.
  169. Vorbach, Martin, Reconfigurable elements.
  170. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  171. Nousias, Ioannis; Khawam, Sami; Muir, Mark Ian Roy, Reconfigurable instruction cell array with conditional channel routing and in-place functionality.
  172. Smith, Graeme Roy; Wilkes, Dyson, Reconfigurable integrated circuit.
  173. John Morelli ; H. Richard Kendall, Reconfigurable logic for a computer.
  174. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  175. Vorbach, Martin, Reconfigurable sequencer structure.
  176. Vorbach, Martin, Reconfigurable sequencer structure.
  177. Vorbach, Martin, Reconfigurable sequencer structure.
  178. Vorbach, Martin, Reconfigurable sequencer structure.
  179. Vorbach,Martin, Reconfigurable sequencer structure.
  180. Lin, Kenneth Chenghao; Ren, Haoqi; Zhao, Zhongmin; Zhang, Bingchun; Zheng, Changchun, Reconfigurable system having plurality of basic function units with each unit having a plurality of multiplexers and other logics for performing at least one of a logic operation or arithmetic operation.
  181. Vorbach, Martin; Bretz, Daniel, Router.
  182. Vorbach,Martin; Bretz,Daniel, Router.
  183. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  184. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  185. Tanaka, Hiroshi; Akita, Yohei; Honmura, Tetsuro; Arakawa, Fumio; Tsunoda, Takanobu, Semiconductor integrated circuit including multiple basic cells formed in arrays.
  186. Master,Paul L.; Watson,John, Storage and delivery of device features.
  187. Austin H. Lesea ; Stephen M. Trimberger, Supporting multiple FPGA configuration modes using dedicated on-chip processor.
  188. Eslick, Ian S.; Williams, Mark; French, Robert S., System and method for executing hybridized code on a dynamically configurable hardware environment.
  189. Eslick,Ian S.; Williams,Mark; French,Robert S., System and method for executing hybridized code on a dynamically configurable hardware environment.
  190. Songer,Christopher; Eslick,Ian S.; French,Robert S., System and method for preparing software for execution in a dynamically configurable hardware environment.
  191. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  192. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  193. Gonzalez, Ricardo E.; Wang, Albert R., Systems and methods for selecting input/output configuration in an integrated circuit.
  194. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard, Systems and methods for software extensible multi-processing.
  195. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  196. Mirsky, Ethan; French, Robert; Eslick, Ian, Three level direct communication connections between neighboring multiple context processing elements.
  197. Rupp,Charle' R., Transitive processing unit for performing complex operations.
  198. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  199. Arnold,Jeffrey Mark; Banta,Gareld Howard; Johnson,Scott Daniel; Wang,Albert R., Video processing system with reconfigurable instructions.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로