$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device with pad structure 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
출원번호 US-0999115 (1997-12-29)
우선권정보 JP-0288590 (1997-10-21)
발명자 / 주소
  • Matsuki Hirohisa,JPX
  • Kado Kenichi,JPX
  • Watanabe Eiji,JPX
  • Imamura Kazuyuki,JPX
  • Yurino Takahiro,JPX
출원인 / 주소
  • Fujitsu Limited, JPX
대리인 / 주소
    Armstrong, Westerman, Hattori, McLeland & Naughton
인용정보 피인용 횟수 : 133  인용 특허 : 3

초록

A semiconductor device equipped with secondary pads having adequate arrangement for an arbitrary packaging process. The secondary pads are connected with the primary pads of the semiconductor device with a novel lead wire structure, which is characterized by its low electric resistance, good mechani

대표청구항

[ What we claim is:] [1.] A semiconductor device comprising:semiconductor elements formed in a semiconductor substrate;a plurality of first conductive pads formed in a first region above and surrounding said semiconductor circuit elements;a first protective insulating film formed on or above said pl

이 특허에 인용된 특허 (3)

  1. Brady Michael J. (Brewster NY) Kang Sung K. (Millwood NY) Moskowitz Paul A. (Yorktown Heights NY) Ryan James G. (Essex Junction VT) Reiley Timothy C. (Ridgefield CT) Walton Erick G. (Johnson VT) Bick, Aluminum bump, reworkable bump, and titanium nitride structure for tab bonding.
  2. Ueno Hiroshi (Tokyo JPX), Electrode structure for a semiconductor device.
  3. Yamashita Chikara (Tokyo JPX), Semiconductor device with a film carrier tape.

이 특허를 인용한 특허 (133)

  1. Mallik, Debendra; Sankman, Robert L., 3D integrated circuit package with through-mold first level interconnects.
  2. Mallik, Debendra; Sankman, Robert L., 3D integrated circuit package with through-mold first level interconnects.
  3. Lee, Jin-Yuan; Lo, Hsin-Jung, Chip assembly with interconnection by metal bump.
  4. Lin, Mou-Shiung, Chip package and method for fabricating the same.
  5. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  6. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  7. Lee,Jin Yuan; Lin,Mou Shiung; Huang,Ching Cheng, Chip structure and process for forming the same.
  8. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  9. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  10. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
  11. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
  12. Lin,Mou Shiung, Chip structure with redistribution traces.
  13. Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Mou-Shiung, Connection between a semiconductor chip and a circuit component with a large contact area.
  14. Sinha, Nishant, Constructions comprising solder bumps.
  15. Huang, Chang-Chia; Lin, Tsung-Shu; Hsieh, Cheng-Chieh; Wu, Wei-Cheng, Contact pad for semiconductor device.
  16. Ross Downey Havens ; Robert Maynard Japp ; Jeffrey Alan Knight ; Mark David Poliks ; Anne M. Quinn, Electronic package utilizing protective coating.
  17. Sutardja,Sehat; Wu,Albert; Lee,Jin Yuan; Lin,Mou Shiung, Fabrication of wire bond pads over underlying active devices, passive devices and/or dielectric layers in integrated circuits.
  18. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
  19. Lin, Mou Shiung, High performance system-on-chip passive device using post passivation process.
  20. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
  21. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  22. Drexl, Stefan; Goebel, Thomas; Helneder, Johann; Hommel, Martina; Klein, Wolfgang; Kôrner, Heinrich; Mitchell, Andrea; Schwerd, Markus; Seck, Martin, Integrated connection arrangements.
  23. Lam, Ken M.; Kovats, Julius A., Metal redistribution layer having solderable pads and wire bondable pads.
  24. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  25. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  26. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Method for manufacturing multilayer printed circuit board.
  27. Lin Nick,TWX ; Liu Jeng-Shiun,TWX, Method for soldering an electrical element to a motherboard.
  28. Robl, Werner; Goebel, Thomas; Brintzinger, Axel Christoph; Friese, Gerald, Method of eliminating back-end rerouting in ball grid array packaging.
  29. Lam, Ken M.; Kovats, Julius A., Method of fabricating metal redistribution layer having solderable pads and wire bondable pads.
  30. Sakamoto, Hajime; Wang, Dongdong, Method of manufacturing a printed circuit board having an embedded electronic component.
  31. Lee, Jin Yuan; Chen, Ying Chih; Lin, Mou Shiung, Method of wire bonding over active area of a semiconductor circuit.
  32. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  33. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  34. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  35. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  36. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  37. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  38. Williams,Vernon M., Methods for consolidating previously unconsolidated conductive material to form conductive structures or contact pads or secure conductive structures to contact pads.
  39. Wood,Alan G.; Farnworth,Warren M.; Watkins,Charles M.; Benson,Peter A., Methods for packaging a plurality of semiconductor dice using a flowable dielectric material.
  40. Wood, Alan G.; Farnworth, Warren M.; Watkins, Charles M.; Benson, Peter A., Methods of fabricating a microlens including selectively curing flowable, uncured optically trasmissive material.
  41. Wood,Alan G.; Farnworth,Warren M.; Watkins,Charles M.; Benson,Peter A., Methods of forming conductive elements using organometallic layers and flowable, curable conductive materials.
  42. Farrar, Paul A.; Eldridge, Jerome, Micro C-4 semiconductor die.
  43. Wood,Alan G.; Farnworth,Warren M.; Watkins,Charles M.; Benson,Peter A., Microlenses including a plurality of mutually adhered layers of optically transmissive material and systems including the same.
  44. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board.
  45. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board.
  46. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board.
  47. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board and multilayer printed circuit board manufacturing method.
  48. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board and multilayer printed circuit board manufacturing method.
  49. Lin, Mou-Shiung; Lee, Jin-Yuan, Non-cyanide gold electroplating for fine-line gold traces and gold pads.
  50. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  51. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
  52. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  53. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  54. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
  55. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  56. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  57. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
  58. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  59. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  60. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation method for semiconductor chip or wafer.
  61. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation structure for semiconductor chip or wafer.
  62. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Printed circuit board manufacturing method.
  63. Williams,Vernon M., Programmed material consolidation methods for fabricating printed circuit board.
  64. Steven L. Peace ; Gary L. Curtis ; Raymon F. Thompson ; Brian Aegerter ; Curt T. Dundas, Reactor for processing a semiconductor wafer.
  65. Williams, Vernon M., Selective consolidation processes for electrically connecting contacts of semiconductor device components.
  66. Aegerter,Brian K.; Dundas,Curt T.; Ritzdorf,Tom L.; Curtis,Gary L.; Jolley,Michael; Peace,Steven L., Selective treatment of microelectric workpiece surfaces.
  67. Murali Venkatesan ; Ishida Kenzo,JPX ; Kaiser Brian A. ; Vaidyanathan Anant, Semi-additive process (SAP) architecture for organic leadless grid array packages.
  68. Song, Young Hee; Choi, Il Heung; Kim, Jeong Jin; Sohn, Hae Jeong; Lee, Chung Woo, Semiconductor chip having bond pads.
  69. Song, Young Hee; Choi, Il Heung; Kim, Jeong Jin; Sohn, Hae Jeong; Lee, Chung Woo, Semiconductor chip having bond pads.
  70. Song, Young-Hee; Choi, Il-Heung; Kim, Jeong-Jin; Sohn, Hae-Jeong; Lee, Chung-Woo, Semiconductor chip having bond pads.
  71. Song,Young Hee; Choi,Il Heung; Kim,Jeong Jin; Sohn,Hae Jeong; Lee,Chung Woo, Semiconductor chip having bond pads.
  72. Song, Young Hee; Choi, Il Heung; Kim, Jeong Jin; Sohn, Hae Jeong; Lee, Chung Woo, Semiconductor chip having bond pads and multi-chip package.
  73. Lin, Mou-Shiung; Lee, Jin-Yuan, Semiconductor chip structure.
  74. Lin, Mou-Shiung; Yen, Huei-Mei; Lo, Hsin-Jung; Chou, Chiu-Ming; Chen, Ke-Hung, Semiconductor chip with a bonding pad having contact and test areas.
  75. Lin, Mou Shiung; Ting, Tah Kang Joseph, Semiconductor chip with redistribution metal layer.
  76. Hirano, Hiroshige; Tetani, Michinari; Hamada, Masakazu; Tarumi, Nobuaki, Semiconductor device.
  77. Maekawa, Kazuyoshi; Kawano, Yuichi, Semiconductor device and manufacturing method thereof.
  78. Hashimoto, Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  79. Hashimoto, Nobuaki, Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument.
  80. Johannes Bloos NL; Antonius Waltherus Jacobus Petrus Den Boer NL; Erik Cornelis Egbertus Van Grunsven NL; Jacob Klerk NL; Marc Andre De Samber NL; Johannus Wilhelmus Weekamp NL, Semiconductor device having a field effect transistor and a method of manufacturing such a device.
  81. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element.
  82. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element connected to printed circuit board.
  83. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  84. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  85. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  86. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  87. Hiroyuki Nakanishi JP; Katsunobu Mori JP; Toshiya Ishio JP; Shinji Suminoe JP, Semiconductor integrated circuit device and manufacturing method thereof.
  88. Song,Young Hee; Choi,Il Heung; Kim,Jeong Jin; Sohn,Hae Jeong; Lee,Chung Woo, Semiconductor multi-chip package.
  89. Kim, Hye-Jin, Semiconductor package having solder ball which has double connection structure.
  90. Lin, Mou-Shiung; Lin, Shih-Hsiung; Lo, Hsin-Jung; Chen, Ying-Chih; Chou, Chiu-Ming, Stacked chip package with redistribution lines.
  91. Lin, Mou-Shiung; Lin, Shih-Hsiung; Lo, Hsin-Jung; Chen, Ying-Chih; Chou, Chiu-Ming, Stacked chip package with redistribution lines.
  92. Williams, Vernon M., Stereolithographic methods for fabricating conductive elements.
  93. Williams, Vernon M., Stereolithographic methods for securing conductive elements to contacts of semiconductor device components.
  94. Vernon M. Williams, Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods.
  95. Williams, Vernon M., Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods.
  96. Williams, Vernon M., Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods.
  97. Williams, Vernon M., Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods.
  98. Hanson,Kyle M., System for processing a workpiece.
  99. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  100. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  101. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  102. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  103. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  104. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  105. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  106. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  107. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  108. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  109. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  110. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  111. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  112. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  113. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  114. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  115. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  116. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  117. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  118. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  119. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  120. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  121. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  122. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  123. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  124. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  125. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  126. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  127. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  128. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  129. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
  130. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Top layers of metal for integrated circuits.
  131. Hembree, David R.; Farnworth, Warren M., Underfill and encapsulation of semiconductor assemblies with materials having differing properties.
  132. Chou, Chiu-Ming; Lin, Shih-Hsiung; Lin, Mou-Shiung; Lo, Hsin-Jung, Wire bonding method for preventing polymer cracking.
  133. Lin, Mou-Shiung, Wirebond over post passivation thick metal.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로