$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Pulse electroplating copper or copper alloys 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C25D-005/18
  • H01L-021/445
출원번호 US-0898089 (1997-07-23)
발명자 / 주소
  • Dubin Valery
  • Ting Chiu
  • Cheung Robin W.
출원인 / 주소
  • Advanced Micro Devices, Inc.
인용정보 피인용 횟수 : 213  인용 특허 : 16

초록

High aspect ratio openings in excess of 3, such as trenches, via holes or contact holes, in a dielectric layer are voidlessly filled employing a pulse or forward-reverse pulse electroplating technique to deposit copper or a copper-base alloy. A leveling agent is incorporated in the electroplating co

대표청구항

[ What is claimed is:] [1.] A method of filling an opening in a dielectric layer forming part of an integrated circuit with copper or a copper alloy, the opening having a width and comprising lower and upper ends connected by a sidewall, with lower and upper corners formed at the respective intersec

이 특허에 인용된 특허 (16)

  1. Shacham Yosef Y. (Ithaca NY) Bielski Roman (Ithaca NY), Alkaline free electroless deposition.
  2. Loch David M. (Seattle WA), Automated alternating polarity pulse electrolytic processing of electrically conductive substances.
  3. Rao Srinivas T. (Kendall Park NJ) Hawrylo Frank Z. (Hamilton Township ; Mercer County NJ), Bonding pads for semiconductor devices.
  4. Sonnenberg Wade (Hull MA) Fisher Gordon (Sudbury MA) Bernards Roger F. (Wellesley MA) Houle Patrick (Framingham MA), Copper electroplating solutions and processes.
  5. Herr Roy W. (Troy MI), Electrolyte and method for electrodepositing bright metal deposits.
  6. Barbieri, Stephen C.; Mayer, Linda J., High speed copper electroplating process and bath therefor.
  7. Andreshak Joseph C. (Mahopac NY) Baseman Robert J. (Brewster NY), Laser ablation damascene process.
  8. Whartenby James C. (Trenton NJ) Brown Richard (Berkeley Heights NJ) Rao Srinivas T. (Kendall Park NJ) Menna Raymond J. (Jenkintown PA), Method for fabricating via connectors through semiconductor wafers.
  9. Hutkin ; Irving J., Method for making copper foil.
  10. Chow Melanie M. (Poughquag NY) Cronin John E. (Milton VT) Guthrie William L. (Hopewell Junction NY) Kaanta Carter W. (Essex Junction VT) Luther Barbara (Devon PA) Patrick William J. (Newburgh NY) Per, Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive line.
  11. Kypke Dean A. (Sugar Land TX) Hawley Philip R. (Crowthorne TX GB2) Britton ; II Thomas N. (Houston TX) White George J. (Harrow GB2), Offshore platform leg-mating apparatus and a method of assembly.
  12. Anthony Thomas R. (Schenectady NY), Periodic reverse current pulsing to form uniformly sized feed through conductors.
  13. Cuomo Jerome J. (Lincolndale NY) Guarnieri Charles R. (Somers NY) Hopwood Jeffrey A. (Brewster NY) Whitehair Stanley J. (Peekskill NY), Radio frequency induction plasma processing system utilizing a uniform field coil.
  14. Cote William J. (Poughquag NY) Lee Pei-Ing P. (Williston VT) Sandwick Thomas E. (Hopewell Junction NY) Vollmer Bernd M. (Wappingers Falls NY) Vynorius Victor (Pleasant Valley NY) Wolff Stuart H. (Tul, Refractory metal capped low resistivity metal conductor lines and vias.
  15. Baum Thomas H. (San Jose CA) Houle Frances A. (Fremont CA) Jones Carol R. (San Jose CA) Kovac Caroline A. (Ridgefield CT), Selective deposition of copper.
  16. Sandhu Gurtej S. (Boise ID) Kim Sung C. (Boise ID) Kubista David J. (Nampa ID), Sputtering with collinator cleaning within the sputtering chamber.

이 특허를 인용한 특허 (213)

  1. Sun,Lizhong; Tsai,Stan; Redeker,Fritz, Advanced electrolytic polish (AEP) assisted metal wafer planarization method and apparatus.
  2. Chen,Linlin; Wilson,Gregory J.; McHugh,Paul R.; Weaver,Robert A.; Ritzdorf,Thomas L., Apparatus and method for electrochemically depositing metal on a semiconductor workpiece.
  3. Chen,Linlin; Wilson,Gregory J.; McHugh,Paul R.; Weaver,Robert A.; Ritzdorf,Thomas L., Apparatus and method for electrochemically depositing metal on a semiconductor workpiece.
  4. Chen, LinLin, Apparatus and method for electrolytically depositing a metal on a workpiece.
  5. Chen, Linlin, Apparatus and method for electrolytically depositing copper on a semiconductor workpiece.
  6. Chen, Linlin; Taylor, Thomas, Apparatus and method for electrolytically depositing copper on a semiconductor workpiece.
  7. Chen, Linlin; Taylor, Thomas, Apparatus and method for electrolytically depositing copper on a semiconductor workpiece.
  8. Chen, LinLin, Apparatus and method for electrolytically depositing copper on a workpiece.
  9. Graham,Lyndon W.; Taylor,Thomas C.; Ritzdorf,Thomas L.; Lindberg,Fredrick A.; Carpenter,Bradley C., Apparatus for controlling and/or measuring additive concentration in an electroplating bath.
  10. Ritzdorf, Thomas L.; Stevens, E. Henry; Chen, LinLin; Graham, Lyndon W.; Dundas, Curt, Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
  11. Mayer, Steven T.; Reid, Jonathan; Contolini, Robert, Apparatus for potential controlled electroplating of fine patterns on semiconductor wafers.
  12. Brunner, Heiko; Roelfs, Bernd; Rohde, Dirk; Pliet, Thomas, Aqueous, acid bath and method for the electrolytic deposition of copper.
  13. Detor, Andrew J.; Schuh, Christopher A., Articles incorporating alloy deposits having controlled, varying nanostructure.
  14. Sonnenberg,Wade; Barstad,Leon R.; Cruz,Raymond; Hamm,Gary; Kapeckas,Mark J.; Reddington,Erik; Price,Katie; Buckley,Thomas; Goodrich,Trevor, Bath analysis.
  15. Zhu,Wenxian; Yu,Jengyi; Sutanto,Siswanto; Sun,Pingsheng; Lowe,Jeffrey Chih Hou; Fung,Waikit; Poon,Tze Wing, Biased Hetch process in deposition-etch-deposition gap fill.
  16. Flanagan, Aiden, Bioabsorbable metal medical device and method of manufacture.
  17. Atanasoska, Liliana; Weber, Jan; Warner, Robert W., Bioerodible endoprostheses and methods of making the same.
  18. Atanasoska, Liliana; Weber, Jan; Warner, Robert W.; Grovender, Amy, Bioerodible endoprostheses and methods of making the same.
  19. Boismier, Dennis A.; Girton, Timothy S.; Larsen, Steven R.; Shedlov, Matt; Merdan, Ken; O'Brien, Barry, Bioerodible endoprostheses and methods of making the same.
  20. Weber, Jan, Bioerodible endoprostheses and methods of making the same.
  21. Radhakrishnan, Rajesh; Chandrasekaran, Chandru; Schewe, Scott R.; Merdan, Ken, Bioerodible endoprosthesis.
  22. Weber, Jan, Bioerodible endoprosthesis.
  23. Weber, Jan; Atanasoska, Liliana; Schewe, Scott, Bioerodible endoprosthesis with biostable inorganic layers.
  24. Stinson, Jonathan S., Bioerodible metallic ENDOPROSTHESES.
  25. Reid, Jonathan D.; Webb, Eric G.; Minshall, Edmund B.; Kepten, Avishai; Stowell, R. Marshall; Mayer, Steven T., Capping before barrier-removal IC fabrication method.
  26. Reid, Jonathan D.; Webb, Eric G.; Minshall, Edmund B.; Kepten, Avishai; Stowell, R. Marshall; Mayer, Steven T., Capping before barrier-removal IC fabrication method.
  27. Reid, Jonathan D.; Webb, Eric G.; Minshall, Edmund B.; Kepten, Avishai; Stowell, R. Marshall; Mayer, Steven T., Capping before barrier-removal IC fabrication method.
  28. Reid, Jonathan D.; Webb, Eric G.; Minshall, Edmund B.; Kepten, Avishai; Stowell, R. Marshall; Mayer, Steven T., Capping before barrier-removal IC fabrication method.
  29. Fleming, Robert; Graydon, Bhret; Vasquez, Daniel; Wu, Junjun; Razavi, Farhad, Circuit elements comprising ferroic materials.
  30. Kosowsky, Lex; Graydon, Bhret; Fleming, Robert, Components having voltage switchable dielectric materials.
  31. Nagano, Shozo; Hargarter, Hinrich; Li, Jianxing; Buehler, Jane, Conductive integrated circuit metal alloy interconnections, electroplating anodes; metal alloys for use as a conductive interconnection in an integrated circuit; and physical vapor deposition targets.
  32. He, Zhian; Ramesh, Ashwin; Ghongadi, Shantinath, Control of current density in an electroplating apparatus.
  33. He, Zhian; Ramesh, Ashwin; Ghongadi, Shantinath, Control of current density in an electroplating apparatus.
  34. He, Zhian; Ramesh, Ashwin; Ghongadi, Shantinath, Control of current density in an electroplating apparatus.
  35. Paneccasio, Jr., Vincent; Hurtubise, Richard; Lin, Xuan; Figura, Paul, Copper electrodeposition in microelectronics.
  36. Macioβek, Andreas; Mann, Olivier; Cebulla, Pamela, Copper electroplating method.
  37. Kardokus Janine K. ; Wu Chi tse ; Parfeniuk Christopher L. ; Buehler Jane E., Copper sputtering target assembly and method of making same.
  38. Kardokus, Janine K.; Wu, Chi tse; Parfeniuk, Christopher L.; Buehler, Jane E., Copper sputtering target assembly and method of making same.
  39. Kardokus, Janine K.; Wu, Chi tse; Parfeniuk, Christopher L.; Buehler, Jane E., Copper-containing sputtering targets, and methods of forming copper-containing sputtering targets.
  40. Spurlin, Tighe A.; Zhou, Jian; Opocensky, Edward C.; Reid, Jonathan; Mayer, Steven T., Current ramping and current pulsing entry of substrates for electroplating.
  41. Kosowsky, Lex, Current-carrying structures fabricated using voltage switchable dielectric materials.
  42. Commander, John; Hurtubise, Richard; Paneccasio, Vincent; Lin, Xuan; Jirage, Kshama, Defect reduction in electrodeposited copper for semiconductor applications.
  43. Commander,John; Hurtubise,Richard; Paneccasio,Vincent; Lin,Xuan; Jirage,Kshama, Defect reduction in electrodeposited copper for semiconductor applications.
  44. Papasouliotis,George D.; Goldner,Edith; Gauri,Vishal; Rahman,Md Sazzadur; Singh,Vikram, Deposition profile modification through process chemistry.
  45. Kosowsky, Lex; Fleming, Robert, Device applications for voltage switchable dielectric material having high aspect ratio particles.
  46. Kosowsky, Lex; Fleming, Robert, Device applications for voltage switchable dielectric material having high aspect ratio particles.
  47. DeHaven, Patrick W.; Goldsmith, Charles C.; Hurd, Jeffery L.; Kaja, Suryanarayana; Legere, Michele S.; Perfecto, Eric D., Device produced by a process of controlling grain growth in metal films.
  48. Wesley Natzle ; Richard A. Conti ; Laertis Economikos ; Thomas Ivers ; George D. Papasouliotis, Directional CVD process with optimized etchback.
  49. Papasouliotis,George D.; Bayman,Atiye, Dynamic modification of gap fill process characteristics.
  50. Zheng, Bo; He, Renren; Dixit, Girish, ECP gap fill by modulating the voltate on the seed layer to increase copper concentration inside feature.
  51. Kosowsky, Lex; Fleming, Robert; Graydon, Bhret; Vasquez, Daniel, Electric discharge protection for surface mounted and embedded components.
  52. Landau,Uziel, Electro-chemical deposition system and method of electroplating on substrates.
  53. Taylor E. Jennings ; Inman Maria E., Electrodeposition of catalytic metals using pulsed electric fields.
  54. Taylor, E. Jennings, Electrodeposition of metals for forming three-dimensional microstructures.
  55. Taylor E. Jennings ; Sun Jenny J. ; Zhou Chengdong, Electrodeposition of metals in small recesses for manufacture of high density interconnects using reverse pulse plating.
  56. Taylor E. Jennings ; Sun Jenny J. ; Zhou Chengdong, Electrodeposition of metals in small recesses using modulated electric fields.
  57. Taylor, E. Jennings; Sun, Jenny J.; Zhou, Chengdong, Electrodeposition of metals in small recesses using modulated electric fields.
  58. Minshall, Edmund B.; Biggs, Kevin; Stowell, R. Marshall; Fetters, Wayne, Electroless copper deposition apparatus.
  59. Andryuschenko, Tatyana N.; Reid, Jonathan D.; Mayer, Steven T.; Webb, Eric G., Electroless copper deposition method for preparing copper seed layers.
  60. Varadarajan,Seshasayee; Zhou,Jian, Electroless copper fill process.
  61. Park, Heung L.; Webb, Eric G.; Reid, Jonathan D.; Cleary, Timothy Patrick, Electroless layer plating process and apparatus.
  62. Kosowsky, Lex; Fleming, Robert, Electronic device for voltage switchable dielectric material having high aspect ratio particles.
  63. Cohen, Uri, Electroplated metallic conductors.
  64. Feng, Jingbin; He, Zhian; Rash, Robert; Mayer, Steven T., Electroplating apparatus with vented electrolyte manifold.
  65. Dubin, Valery; Hong, Kimin; Baxter, Nate, Electroplating bath composition and method of using.
  66. Too, Elena H.; Gerst, Paul R.; Paneccasio, Jr., Vincent; Hurtubise, Richard W., Electroplating chemistry for the CU filling of submicron features of VLSI/ULSI interconnect.
  67. Yasuda, Shingo; Kuriyama, Fumio; Shimoyama, Masashi; Nagai, Mizuki; Tamari, Yusuke, Electroplating method.
  68. Lopatin, Sergey; Eaglesham, David; Gay, Charles, Electroplating on roll-to-roll flexible solar cell substrates.
  69. Reid, Jonathan D.; Smith, David; Mayer, Steven T.; Henri, Jon; Varadarajan, Sesha, Electroplating process for avoiding defects in metal features of integrated circuit devices.
  70. Reid Jonathan David, Electroplating system including additive for filling sub-micron features.
  71. Webb, Eric G.; Reid, Jonathan D.; Sukamto, John H.; Varadarajan, Sesha; Pollack, Margolita M.; Buckalew, Bryan L.; Majid, Tariq, Electroplating using DC current interruption and variable rotation rate.
  72. Kosowsky, Lex; Fleming, Robert; Graydon, Bhret; Vasquez, Daniel, Embedded protection against spurious electrical events.
  73. Atanasoska, Liliana; Radhakrishnan, Rajesh; Arcand, Ben; Warner, Robert W., Endoprostheses.
  74. Weber, Jan, Endoprosthesis.
  75. Weber, Jan; Feng, James Q.; Atanasoska, Liliana, Endoprosthesis having a fiber meshwork disposed thereon.
  76. Weber, Jan; Atanasoska, Liliana, Endoprosthesis with three-dimensional disintegration control.
  77. Koos, Daniel A.; Mayer, Steven T.; Park, Heung L.; Cleary, Timothy Patrick; Mountsier, Thomas, Fabrication of semiconductor interconnect structure.
  78. Mayer, Steven T.; Koos, Daniel A.; Webb, Eric, Fabrication of semiconductor interconnect structure.
  79. Mayer, Steven T.; Koos, Daniel A.; Webb, Eric, Fabrication of semiconductor interconnect structure.
  80. Jayaraju, Nagarajan; Barstad, Leon R.; Najjar, Elie H., Filling through-holes.
  81. Krishnashree Achuthan ; Sergey Lopatin, Formation without vacuum break of sacrificial layer that dissolves in acidic activation solution within interconnect.
  82. Kosowsky, Lex; Fleming, Robert, Formulations for voltage switchable dielectric material having a stepped voltage response and methods for making the same.
  83. Kosowsky, Lex; Fleming, Robert, Formulations for voltage switchable dielectric materials having a stepped voltage response and methods for making the same.
  84. Reents, Bert; Pliet, Thomas; Roelfs, Bernd; Fujiwara, Toshiya; Wenzel, Rene; Youkhanis, Markus; Kim, Soungsoo, Galvanic process for filling through-holes with metals, in particular of printed circuit boards with copper.
  85. Reents, Bert; Pliet, Thomas; Roelfs, Bernd; Fujiwara, Toshiya; Wenzel, Rene; Youkhanis, Markus; Kim, Soungsoo, Galvanic process for filling through-holes with metals, in particular of printed circuit boards with copper.
  86. Bayman,Atiye; Rahman,Md Sazzadur; Zhang,Weijie; van Schravendijk,Bart; Gauri,Vishal; Papasouliotis,George D.; Singh,Vikram, Gap fill for high aspect ratio structures.
  87. Tsai Wen-Jye,TWX ; Tsai Ming-Hsing,TWX, Gap filling by two-step plating.
  88. Kosowsky, Lex; Fleming, Robert; Shi, Ning, Geometric and electric field considerations for including transient protective material in substrate devices.
  89. Kosowsky, Lex; Fleming, Robert, Geometric configuration or alignment of protective material in a gap structure for electrical devices.
  90. Nguyen,Minh Anh; Lang,Chi I; Zhu,Wenxian; Huang,Judy H., Halogen-free noble gas assisted Hplasma etch process in deposition-etch-deposition gap fill.
  91. Lang,Chi I; Zhu,Wenxian; Limdulpaiboon,Ratsamee; Huang,Judy H., Helium-based etch process in deposition-etch-deposition gap fill.
  92. Tsau, Liming, High density metal capacitor using via etch stopping layer as field dielectric in dual-damascence interconnect process.
  93. Tsau,Liming, High density metal capacitor using via etch stopping layer as field dielectric in dual-damascence interconnect process.
  94. Xu, Xingling; Webb, Eric, High speed copper plating bath.
  95. Cohen, Uri, High speed electroplating metallic conductors.
  96. Lopatin, Sergey; Kovarsky, Nicolay Y.; Eaglesham, David; Dukovic, John O.; Gay, Charles, High-aspect ratio anode and apparatus for high-speed electroplating on a solar cell substrate.
  97. Shanker,Sunil; Cox,Sean; Lang,Chi I; Huang,Judy H.; Nguyen,Minh Anh; Vo,Ken; Zhu,Wenxian, Hydrogen treatment enhanced gap fill.
  98. Möbius, Andreas; Mertens, Marc L. A. D., Insoluble anode.
  99. Tench, D. Morgan; White, John T.; Dornisch, Dieter; Brongo, Maureen, Integrated circuit plating using highly-complexed copper plating baths.
  100. Dubin,Valery M., Integrated circuit with metal layer having carbon nanotubes and methods of making same.
  101. Sasson Somekh ; Debabrata Ghosh ; Bret W. Adams, Integrated electrodeposition and chemical mechanical polishing tool.
  102. Wang, Deyan; Mikkola, Robert D.; Wu, Chunyi; Barclay, George G., Leveler compounds.
  103. Wang,Deyan; Mikkola,Robert D.; Wu,Chunyi; Barclay,George G., Leveler compounds.
  104. Wang,Deyan; Wu,Chunyi; Mikkola,Robert D., Leveler compounds.
  105. Kosowsky, Lex, Light-emitting device using voltage switchable dielectric material.
  106. Kosowsky, Lex; Fleming, Robert, Light-emitting diode device for voltage switchable dielectric material having high aspect ratio particles.
  107. Ko, Ting-Chu; Tsai, Ming-Hsing; Shih, Chien-Hsueh, Low resistance and reliable copper interconnects by variable doping.
  108. Ko, Ting-Chu; Tsai, Ming-Hsing; Shih, Chien-Hsueh, Low resistance and reliable copper interconnects by variable doping.
  109. Ko,Ting Chu; Tsai,Ming Hsing; Shih,Chien Hsueh, Low resistance and reliable copper interconnects by variable doping.
  110. Girton, Timothy S., Medical devices and methods of making the same.
  111. Weber, Jan, Medical implant having NANO-crystal grains with barrier layers of metal nitrides or fluorides.
  112. Tsau,Liming, Metal-insulator-metal (MIM) capacitor.
  113. Lizhong Sun ; Stan D. Tsai ; Fred C. Redeker, Method and apparatus for electrochemical-mechanical planarization.
  114. Sun, Lizhong; Tsai, Stan D.; Redeker, Fred C., Method and apparatus for electrochemical-mechanical planarization.
  115. Ritzdorf,Thomas L.; Stevens,E. Henry; Chen,LinLin; Graham,Lyndon W.; Dundas,Curt, Method and apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
  116. Mishima, Koji; Nagai, Mizuki; Kimizuka, Ryoichi; Matsuda, Tetsuo; Kaneko, Hisashi, Method and apparatus for plating substrate with copper.
  117. Mayer,Steven T.; Reid,Jonathan; Contolini,Robert, Method and apparatus for potential controlled electroplating of fine patterns on semiconductor wafers.
  118. Penner, Avi; Gileadi, Eilezer, Method and device for electrochemical formation of therapeutic species in vivo.
  119. Dubin,Valery M.; Huang,Tzuen Luh; Fang,Ming; Lee,Kevin J.; Liang,Yuehai; Chang,Margherita, Method for constructing contact formations.
  120. Sutanto,Siswanto; Zhu,Wenxian; Fung,Waikit; Lim,Mayasari; Gauri,Vishal; Papasouliotis,George D., Method for controlling etch process repeatability.
  121. Taylor, E. Jennings, Method for electrochemical metallization and planarization of semiconductor substrates having features of different sizes.
  122. Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
  123. Kosowsky, Lex; Fleming, Robert, Method for electroplating a substrate.
  124. Koos,Daniel A.; Mayer,Steven T.; Park,Heung L.; Cleary,Timothy Patrick; Mountsier,Thomas, Method for fabrication of semiconductor interconnect structure with reduced capacitance, leakage current, and improved breakdown voltage.
  125. Ritzdorf, Thomas L.; Graham, Lyndon W., Method for filling recessed micro-structures with metallization in the production of a microelectronic device.
  126. Ritzdorf,Thomas L.; Graham,Lyndon W., Method for filling recessed micro-structures with metallization in the production of a microelectronic device.
  127. Tsai Ming-Hsing,TWX ; Tsai Wen-Jye,TWX ; Shue Shau-Lin,TWX ; Yu Chen-Hua,TWX, Method for improvement of gap filling capability of electrochemical deposition of copper.
  128. Syun-Ming Jang TW, Method for improvement of planarity of electroplated copper.
  129. Christy Mei-Chu Woo ; Bhanwar Singh ; Bharath Rangarajan, Method for improving seed layer electroplating for semiconductor.
  130. Sergey D. Lopatin, Method for low stress plating of semiconductor vias and channels.
  131. Ritzdorf,Thomas L.; Stevens,E. Henry; Chen,LinLin; Graham,Lyndon W.; Dundas,Curt, Method for low temperature annealing of metallization micro-structures in the production of a microelectronic device.
  132. Mayer, Steven T.; Reid, Jonathan; Contolini, Robert, Method for potential controlled electroplating of fine patterns on semiconductor wafers.
  133. Detor, Andrew J.; Schuh, Christopher A., Method for producing alloy deposits and controlling the nanostructure thereof using electro-deposition with controlled polarity ratio.
  134. Detor,Andrew J.; Schuh,Christopher A., Method for producing alloy deposits and controlling the nanostructure thereof using negative current pulsing electro-deposition.
  135. Sergey D. Lopatin ; John A. Iacoponi, Method for ramped current density plating of semiconductor vias and trenches.
  136. Zheng, Bo; Wang, Hougong; Dixit, Girish; Chen, Fusen, Method of application of electrical biasing to enhance metal deposition.
  137. Papasouliotis, George D.; Tas, Robert D., Method of chemical modification of structure topography.
  138. Collins, Dale W., Method of direct electroplating on a low conductivity material, and electroplated metal deposited therewith.
  139. Dixit, Pradeep; Miao, Jianmin, Method of electro-depositing a conductive material in at least one through-hole via of a semiconductor substrate.
  140. Ueno Kazuyoshi,JPX, Method of electroplating copper interconnects.
  141. Uzoh,Cyprian E.; Aksu,Serdar; Basol,Bulent M., Method of electroplating copper layers with flat topography.
  142. Scherer, Axel; Wong, Joyce, Method of electroplating of high aspect ratio metal structures into semiconductors.
  143. Chopra,Dinesh, Method of forming a barrier seed layer with graded nitrogen composition.
  144. Nogami Takeshi ; Lopatin Sergey ; Joo Young-Chang, Method of forming copper/copper alloy interconnection with reduced electromigration.
  145. Preusse, Axel; Nopper, Markus; Marxsen, Gerd, Method of forming metal lines having improved uniformity on a substrate.
  146. Woo Christy ; Preusse Axel ; Lopatin Sergey, Method of forming reliable copper interconnects with improved hole filling.
  147. Andricacos Panayotis C. ; Horkans W. Jean ; Kwietniak Keith T. ; Locke Peter S. ; Uzoh Cyprian E., Method of improving contact reliability for electroplating.
  148. Chan Lap ; Zheng Jia Zhen,SGX, Method of making a copper interconnect with top barrier layer.
  149. Gotoh, Masashi; Kuwajima, Hajime; Hara, Hiroki; Yamamoto, Hiroshi, Method of manufacturing electronic part and electronic part.
  150. Chen,LinLin; Graham,Lyndon W.; Ritzdorf,Thomas L.; Fulton,Dakin; Batz, Jr.,Robert W., Method of submicron metallization using electrochemical deposition of recesses including a first deposition at a first current density and a second deposition at an increased current density.
  151. Mayer, Steven T.; Alexy, John B.; Feng, Jingbin, Methods and apparatus for airflow and heat management in electroless plating.
  152. Kosowsky, Lex, Methods for fabricating current-carrying structures using voltage switchable dielectric materials.
  153. Kosowsky,Lex, Methods for fabricating current-carrying structures using voltage switchable dielectric materials.
  154. Sun, Zhi-wen; Yu, Chunman; Metzger, Brian; Nguyen, David W.; Dixit, Girish, Methods in electroanalytical techniques to analyze organic components in plating baths.
  155. Kardokus, Janine K.; Wu, Chi tse; Parfeniuk, Christopher L.; Buehler, Jane E., Methods of forming copper-containing sputtering targets.
  156. Collins,Dale W., Microelectronic workpiece for electrochemical deposition processing and methods of manufacturing and using such microelectronic workpieces.
  157. Mayer, Steven T.; Porter, David W., Modulated metal removal using localized wet etching.
  158. Nagano, Shozo; Hargarter, Hinrich; Li, Jianxing; Buehler, Jane, Physical vapor deposition target.
  159. Tsuji, Kiyotaka; Obata, Keigo; Takeuchi, Takao; Nawafune, Hidemi; Nishikawa, Tetsuji, Plating bath and process for depositing alloy containing tin and copper.
  160. Kondo, Muneharu, Plating bath metrology.
  161. Knop, Jacek M.; Carter, John G.; Cleary, Donald E., Plating method.
  162. Hu,Zhongmin; Ritzdorf,Thomas L.; Graham,Lyndon W., Platinum alloy using electrochemical deposition.
  163. Carter, Phillip W.; Johns, Timothy, Polishing composition and method for high silicon nitride to silicon oxide removal rate ratios.
  164. Carter,Phillip W.; Johns,Timothy P., Polishing composition and method for high silicon nitride to silicon oxide removal rate ratios.
  165. Dysard, Jeffrey M.; Johns, Timothy P., Polishing composition and method for high silicon nitride to silicon oxide removal rate ratios.
  166. Dysard, Jeffrey M.; Johns, Timothy P., Polishing composition and method for high silicon nitride to silicon oxide removal rate ratios.
  167. Mayer, Steven T.; Bhaskaran, Vijay; Patton, Evan E.; Jackson, Robert L.; Reid, Jonathan, Process for electroplating metal into microscopic recessed features.
  168. Mayer, Steven T.; Bhaskaran, Vijay; Patton, Evan E.; Jackson, Robert L.; Reid, Jonathan, Process for electroplating metals into microscopic recessed features.
  169. Michal Edith Gross, Process for semiconductor device fabrication having copper interconnects.
  170. Stab Gabriele D.,DEX ; Urban Peter,DEX, Process for the manufacture of an electrode for a solid polymer fuel cell.
  171. Bayman,Atiye; Papasouliotis,George D.; Ling,Yong; Zhang,Weijie; Gauri,Vishal; Lim,Mayasari, Process modulation to prevent structure erosion during gap fill.
  172. Fusen Chen ; Zheng Xu ; Peijun Ding ; Barry Chin ; Ashok Sinha, Processes to improve electroplating fill.
  173. van Schravendijk, Bart; Hill, Richard S.; van den Hoek, Wilbert; te Nijenhuis, Harald, Protective layer to enable damage free gap fill.
  174. Taylor E. Jennings ; Zhou Chengdong ; Sun Jenny J., Pulse reverse electrodeposition for metallization and planarization of a semiconductor substrates.
  175. Taylor E. Jennings ; Zhou Chengdong ; Sun Jenny J., Pulse reverse electrodeposition for metallization and planarization of semiconductor substrates.
  176. Taylor, E. Jennings; Zhou, Chengdong; Sun, Jenny J., Pulse reverse electrodeposition for metallization and planarization of semiconductor substrates.
  177. Ponnuswamy, Thomas A.; Pennington, Bryan; Berry, Clifford; Buckalew, Bryan L.; Mayer, Steven T., Pulse sequence for plating on thin seed layers.
  178. Forster, John; Gopalraja, Praburam; Stimson, Bradley O.; Hong, Liubo, Pulsed-mode RF bias for side-wall coverage improvement.
  179. Mayer, Steven T.; Porter, David W., Reduced isotropic etchant material consumption and waste generation.
  180. Mayer, Steven T.; Porter, David W., Reduced isotropic etchant material consumption and waste generation.
  181. Hongo, Akihisa; Katakabe, Ichiro; Morisawa, Shinya, Revolution member supporting apparatus and semiconductor substrate processing apparatus.
  182. Christy Mei-Chu Woo ; Pin-Chin Connie Wang ; Amit Marathe ; Diana M. Schonauer, Selective copper alloy deposition.
  183. Aegerter,Brian K.; Dundas,Curt T.; Ritzdorf,Tom L.; Curtis,Gary L.; Jolley,Michael; Peace,Steven L., Selective treatment of microelectric workpiece surfaces.
  184. Atanasoska, Liliana; Shippy, III, James Lee; Holman, Tom; Arney, Michael S.; Schoenle, Victor; Genovese, Frank; Feng, James Q.; Flanagan, Aiden; Weber, Jan, Self-buffering medical implants.
  185. Kosowsky, Lex, Semiconductor devices including voltage switchable materials for over-voltage protection.
  186. Collins,Dale W., Semiconductor having a substantially uniform layer of electroplated metal.
  187. Taylor E. Jennings ; Sun Jenny J. ; Inman Maria E., Sequential electrodeposition of metals using modulated electric fields for manufacture of circuit boards having features of different sizes.
  188. Taylor, E. Jennings; Sun, Jenny J.; Inman, Maria E., Sequential electrodeposition of metals using modulated electric fields for manufacture of circuit boards having features of different sizes.
  189. Taylor, E. Jennings; Sun, Jenny J.; Inman, Maria E., Sequential electrodeposition of metals using modulated electric fields for manufacture of circuit boards having features of different sizes.
  190. D'Ambra,Allen L.; Shanmugasundram,Arulkumar; Yang,Michael X.; Rabinovich,Yevgeniy (Eugene); Lubomirsky,Dmitry, Slim cell platform plumbing.
  191. Lang,Chi i; Limdulpaiboon,Ratsamee; Gonzalez,Cayetano, Strain engineering--HDP thin film with tensile stress for FEOL and other applications.
  192. Yu,Jengyi; Lang,Chi I; Huang,Judy H., Stress profile modulation in STI gap fill.
  193. Chen, Linlin; Graham, Lyndon W.; Ritzdorf, Thomas L.; Fulton, Dakin; Batz, Jr., Robert W., Submicron metallization using electrochemical deposition.
  194. Kosowsky, Lex; Fleming, Robert; Graydon, Bhret, Substrate device or package using embedded layer of voltage switchable dielectric material in a vertical switching configuration.
  195. Wang,You; Chang,Anzhong; Dukovic,John O., Substrate support element for an electrochemical plating cell.
  196. Lubomirsky,Dmitry, Substrate support with fluid retention band.
  197. Fleming, Robert; Kosowsky, Lex; Shang, Shurui; Graydon, Bhret; Chen, Xiaofeng; Irvin, Glen, Substrates having voltage switchable dielectric materials.
  198. Kosowsky, Lex; Graydon, Bhret; Moustafaev, Djabbar; Shang, Shurui; Fleming, Robert, Substrates having voltage switchable dielectric materials.
  199. Shang, Shurui; Fleming, Robert, Substrates having voltage switchable dielectric materials.
  200. Scheuermann, Torsten; Weber, Jan; Deng, Charles; Stinson, Jonathan S.; Larsen, Steven R.; Boismier, Dennis A.; Edick, Jacob D., Surface treated bioerodible metal endoprostheses.
  201. Kosowsky, Lex; Fleming, Robert, System and method for including protective voltage switchable dielectric material in the design or simulation of substrate devices.
  202. Hoermann, Alexander F.; Rabinovich, Yevgeniy; Ta, Kathryn P., System and methods for measuring chemical concentrations of a plating solution.
  203. Collins,Dale W., Systems for electroplating metal onto a layer of low conductivity material.
  204. Mayer, Steven T.; Rea, Mark L.; Hill, Richard S.; Kepten, Avishai; Stowell, R. Marshall; Webb, Eric G., Topography reduction and control by selective accelerator removal.
  205. Sergey D. Lopatin ; John A. Iacoponi, Variable grain size in conductors for semiconductor vias and trenches.
  206. Kosowsky, Lex; Fleming, Robert; Wu, Junjun; Saraf, Pragnya; Ranganathan, Thangamani, Voltage switchable dielectric material containing conductive core shelled particles.
  207. Kosowsky, Lex; Fleming, Robert; Wu, Junjun; Saraf, Pragnya; Ranganathan, Thangamani, Voltage switchable dielectric material containing conductor-on-conductor core shelled particles.
  208. Kosowsky, Lex; Fleming, Robert, Voltage switchable dielectric material having bonded particle constituents.
  209. Mayer, Steven T.; Webb, Eric G.; Porter, David W., Wet etching methods for copper removal and planarization in semiconductor processing.
  210. Mayer, Steven T.; Webb, Eric; Porter, David W., Wet etching methods for copper removal and planarization in semiconductor processing.
  211. Mayer, Steven T.; Webb, Eric; Porter, David W., Wet etching methods for copper removal and planarization in semiconductor processing.
  212. Ranjan, Manish; Ghongadi, Shantinath; Wilmot, Frederick Dean; Hill, Douglas; Buckalew, Bryan L., Wetting wave front control for reduced air entrapment during wafer entry into electroplating bath.
  213. Ranjan, Manish; Ghongadi, Shantinath; Wilmot, Frederick Dean; Hill, Douglas; Buckalew, Bryan L., Wetting wave front control for reduced air entrapment during wafer entry into electroplating bath.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로