$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Bidirectional lateral insulated gate bipolar transistor having increased voltage blocking capability 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/74
출원번호 US-0924106 (1997-09-05)
발명자 / 주소
  • Li Hsin-Hua P.
출원인 / 주소
  • Allen-Bradley Company, LLC
대리인 / 주소
    Ziebert
인용정보 피인용 횟수 : 44  인용 특허 : 47

초록

A bidirectional lateral insulated gate bipolar transistor (IGBT) includes two gate electrodes. The IGBT can conduct current in two directions. The IGBT relies on a double RESURF structure to provide high voltage blocking in both directions. The IGBT is symmetrical, having an N-type drift region in c

대표청구항

[ What is claimed is:] [1.] A bidirectional lateral insulated gate bipolar transistor, comprising:a semiconductor substrate;a drift region disposed above the substrate, the drift region having a first end, a second end, and a middle section;a buried oxide layer disposed between the substrate and the

이 특허에 인용된 특허 (47)

  1. Rumennik Vladimir (Los Altos CA) Grabowski Wayne B. (Mountain View CA), Bi-directional MOSFET switch.
  2. Weir Basil (San Jose CA), Bi-directional high voltage analog switch having source to source connected field effect transistors.
  3. Rumennik Vladimir (264 Delphia Cir. Los Altos CA 94022), Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current.
  4. Janutka William J. (West Allis WI), Bidirectional drain to drain stacked FET gating circuit.
  5. Baliga Bantval J. (Schenectady NY) Chang Hsueh-Rong (Scotia NY) Howell Edward K. (Simsbury CT), Bidirectional field effect semiconductor device and circuit.
  6. Li Hsin-hua, Bidirectional lateral insulated gate bipolar transistor.
  7. Kinzer Daniel M. (Riverside CA), Bidirectional output semiconductor field effect transistor.
  8. Schutten, Herman P.; Lade, Robert W.; Benjamin, James A., Bidirectional power FET with field shaping.
  9. Schutten Herman P. (Milwaukee WI) Lade Robert W. (Fort Myers FL) Benjamin James A. (Waukesha WI), Bidirectional power FET with integral avalanche protection.
  10. Schutten, Herman P.; Benjamin, James A.; Lade, Robert W., Bidirectional power FET with shorting-channel off state.
  11. Schutten, Herman P.; Benjamin, James A.; Lade, Robert W., Bidirectional power FET with substrate-referenced shield.
  12. Janutka William J. (West Allis WI), Bidirectional source to source stacked FET gating circuit.
  13. Yagi Hajime (Tokyo JA) Tsuyuki Tadaharu (Isehara JA), Bidirectional transistor.
  14. Janutka William J. (West Allis WI), Bidirectionally source stacked FETs with drain-referenced common gating.
  15. Porter Jeffrey W. (Austin TX), Computer with electrically isolated printer port using shunt transistors controlled by a common charge-robbing node.
  16. Carpenter Gary D. (Lexington KY) Lundberg Martin B. (Richmond KY), Current mode gate drive for power MOS transistors.
  17. Jaeschke James R. (Waukesha WI), Dual mode power transistor.
  18. Tihanyi Jen (Munich DEX), FET Controlled Triac.
  19. Wadsworth Douglas C. (Manotick CAX), FET bidirectional switching arrangements and methods for preventing pn junctions of FETs from being forward-biased.
  20. Kompelien Arlon D. (Richfield MN), Field effect transistor device means control system.
  21. Baliga B. Jayant (Schenectady NY), Field-controlled bipolar transistor.
  22. Benjamin James A. (Waukesha WI) Lade Robert W. (Fort Myers FL) Schutten Herman P. (Milwaukee WI) Jaskolski Stanley V. (Sussex WI), High density, high voltage power FET.
  23. Yanagigawa Hiroshi (Shiga JPX), High-breakdown-voltage MOS transistor.
  24. Kinzer Daniel M. (El Segundo CA), IGBT with increased ruggedness.
  25. Zommer Nathan (Los Altos CA), Insulated gate device with current mirror having bi-directional capability.
  26. Nakagawa Akio,JPX ; Matsudai Tomoko,JPX ; Funaki Hideyuki,JPX, Lateral IGBT.
  27. Benjamin James A. (Waukesha WI) Schutten Herman P. (Milwaukee WI) Lade Robert W. (Fort Myers FL), Lateral bidirectional dual notch FET with non-planar main electrodes.
  28. Lade Robert W. (Fort Myers FL) Benjamin James A. (Waukesha WI) Schutten Herman P. (Milwaukee WI), Lateral bidirectional dual notch shielded FET.
  29. Schutten, Herman P.; Lade, Robert W.; Benjamin, James A., Lateral bidirectional notch FET with extended gate insulator.
  30. Schutten Herman P. (Whitefish Bay WI) Lade Robert W. (Milwaukee WI) Benjamin James A. (Waukesha WI), Lateral bidirectional notch FET with gates at non-common potentials.
  31. Lade Robert W. (Fort Myers FL) Benjamin James A. (Waukesha WI) Schutten Herman P. (Milwaukee WI), Lateral bidirectional power FET with notched multi-channel stacking and with dual gate reference terminal means.
  32. Schutten Herman P. (Milwaukee WI) Benjamin James A. (Waukesha WI) Lade Robert W. (Fort Myers FL), Lateral bidirectional shielded notch FET.
  33. Burger Vida I. (Phoenix AZ) Kaneshiro Michael H. (Phoenix AZ) Dow Diann (Chandler AZ) Klein Kevin M. (Tempe AZ) Masquelier Michael P. (Phoenix AZ) Prendergast E. James (Phoenix AZ), Method for fabricating insulated gate field effect transistor having subthreshold swing.
  34. Lee Kyu-Hong (Daejeon KRX) Lee Jin-Hyo (Daejeon KRX), Method for fabricating pillar bipolar transistor.
  35. Williams Richard K. (Cupertino CA) Cornell Michael E. (Campbell CA), Method of making lightly-doped drain DMOS with improved breakdown characteristics.
  36. Nadd Bruno (Lourmarin par Cadenet FRX), Monolithic bidirectional switch with power MOS transistors.
  37. Baliga Bantval J. (Schenectady NY) Pattanayak Deva N. (Schenectady NY), Monolithically integrated bidirectional lateral semiconductor device with insulated gate control in both directions and.
  38. Dawson Larry R. (Albuquerque NM) Knight Stephen (Murray Hill NJ), Optically coupled linear bilateral transistor.
  39. Schutten Herman P. (Milwaukee WI) Benjamin James A. (Waukesha WI) Lade Robert W. (Fort Myers FL), Planar field-shaped bidirectional power FET.
  40. Ferla Giuseppe (Catania ITX) Frisina Ferruccio (Sant\Agata li Battiati ITX), Power device integrated structure with low saturation voltage.
  41. Litwin Andrej (Danderyd SEX), Semiconductor device in a thin active layer with high breakdown voltage.
  42. Janutka William J. (West Allis WI), Three terminal bidirectional drain to drain FET circuit.
  43. Janutka William J. (West Allis WI), Three terminal bidirectional source to source FET circuit.
  44. Welty Dennis L. (Mesa) Bliss John (Tempe) Sutor Judith L. (Chandler) Robb Stephen P. (Tempe) Susak David M. (Chandler) Hayes Lloyd H. (Mesa AZ), Transient protection circuit using common drain field effect transistors.
  45. Nerem ; Arne, Transistor base drive regulator.
  46. Van Lammeren Johannes P. M. (Nijmegen NLX) Stuivenwold Armand M. (Nijmegen NLX) Van Elk Henricus T. P. J. (Nijmegen NLX), Transistor circuit with base-current compensation.
  47. Schutten, Herman P.; Benjamin, James A.; Lade, Robert W., Trapped charge bidirectional power FET.

이 특허를 인용한 특허 (44)

  1. Varhue, Walter J.; Reidy, Sean G., Abrupt pn junction diode formed using chemical vapor deposition processing.
  2. Udrea, Florin; Udugampola, Nishad; Amaratunga, Gehan A. J., Bipolar high voltage/power semiconductor device having first and second insulated gated and method of operation.
  3. Alexander, William C., Buck-boost power converter circuits, methods and systems.
  4. Yoshitake, Tomonobu, Diode having breakdown voltage adjustable to arbitrary value without increase of parasitic capacitance and process for fabrication thereof.
  5. Yoshitake, Tomonobu, Diode having breakdown voltage adjustable to arbitrary value without increase of parasitic capacitance and process for fabrication thereof.
  6. Koyama, Jun; Yamazaki, Shunpei, Display device.
  7. Koyama, Jun; Yamazaki, Shunpei, Display device.
  8. Alexander, William C., Dual link power converter.
  9. Roland Sittig DE; Karim-Thomas Taghizadeh-Kaschani DE, Geometrically coupled field-controlled-injection diode, voltage limiter and freewheeling diode having the geometrically coupled field-controlled-injection diode.
  10. Disney, Donald Ray; Grabowski, Wayne Bryan, Lateral power MOSFET for high switching speeds.
  11. Alexander, William C.; Blanchard, Richard A., Operation of double-base bipolar transistors with additional timing phases at switching transitions.
  12. Bundschuh, Paul; Alexander, William C., Photovoltaic array systems, methods, and devices and improved diagnostics and monitoring.
  13. Bundschuh, Paul; Alexander, William C., Photovoltaic array systems, methods, and devices with bidirectional converter.
  14. Bundschuh, Paul; Alexander, William C., Photovoltaic array systems, methods, and devices with bidirectional converter.
  15. Bundschuh, Paul A.; Alexander, William C., Photovoltaic array systems, methods, and devices with improved diagnostics and monitoring.
  16. Alexander, William C., Power conversion with added pseudo-phase.
  17. Alexander, William C., Power conversion with added pseudo-phase.
  18. Alexander, William C., Power conversion with added pseudo-phase.
  19. Alexander, William C., Power conversion with current sensing coupled through saturating element.
  20. Amaratunga, Gehan Anil Joseph; Udrea, Florin, Power semiconductor and method of fabrication.
  21. Amaratunga,Gehan Anil Joseph; Udrea,Florin, Power semiconductor and method of fabrication.
  22. Alexander, William C, Power transfer devices, methods, and systems with crowbar switch shunting energy-transfer reactance.
  23. Alexander, William C., Power transfer devices, methods, and systems with crowbar switch shunting energy-transfer reactance.
  24. Alexander, William C., Power transfer devices, methods, and systems with crowbar switch shunting energy-transfer reactance.
  25. Alexander, William C., Power transfer devices, methods, and systems with crowbar switch shunting energy-transfer reactance.
  26. Alexander, William C., Power transfer devices, methods, and systems with crowbar switch shunting energy-transfer reactance.
  27. Buchberger, Rudolf; Schulze, Hans-Joachim, Recombination zone between devices and method for manufacturing the same.
  28. Kaneda, Mitsuru; Takahashi, Hideki, SEMICONDUCTOR SUBSTRATE WITH DEFECTS REDUCED OR REMOVED AND METHOD OF MANUFACTURING THE SAME, AND SEMICONDUCTOR DEVICE CAPABLE OF BIDIRECTIONALLY RETAINING BREAKDOWN VOLTAGE AND METHOD OF MANUFACTURI.
  29. Saito, Jun; Hirose, Masuhisa, Semiconductor device.
  30. Tamaki, Tomohiro, Semiconductor device.
  31. Terashima, Tomohide, Semiconductor device.
  32. Khemka,Vishnu K.; Bose,Amitava; Zhu,Ronghua, Semiconductor device and method of manufacture.
  33. Khemka,Vishnu K.; Bose,Amitava; Zhu,Ronghua, Semiconductor device and method of manufacture.
  34. Khemka,Vishnu K.; Bose,Amitava; Zhu,Ronghua, Semiconductor device and method of manufacture.
  35. Alexander, William C., Universal power conversion methods.
  36. Alexander, William C., Universal power conversion methods with disconnect after driving.
  37. Alexander, William C., Universal power converter with bidirectional switching devices.
  38. Alexander, William C., Universal power converter with two input drive operations during each half-cycle.
  39. Rebsdorf, Anders V.; Helle, Lars, Variable speed wind turbine having a matrix converter.
  40. Rebsdorf, Anders V.; Helle, Lars, Variable speed wind turbine having a matrix converter.
  41. Feddersen, Lorenz; Siebenthaler, Eckardt; Andresen, Bj?rn, Variable speed wind turbine having a passive grid side rectifier with scalar power control and dependent pitch control.
  42. Feddersen, Lorenz; Siebenthaler, Eckardt; Andresen, Bj?rn, Variable speed wind turbine having a passive grid side rectifier with scalar power control and dependent pitch control.
  43. Feddersen,Lorenz; Siebenthaler,Eckardt; Andresen,Bj철rn, Variable speed wind turbine having a passive grid side rectifier with scalar power control and dependent pitch control.
  44. Erickson, Robert W.; Al-Naseem, Osama A.; Fingersh, Lee Jay, Variable-speed wind power system with improved energy capture via multilevel conversion.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로