$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Ball grid array package with enhanced thermal and electrical characteristics and electronic device incorporating same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/34
  • H01L-023/495
  • H01L-023/48
  • H01L-023/04
출원번호 US-0641933 (1996-05-02)
발명자 / 주소
  • Mostafazadeh Shahram
  • Smith Joseph O.
출원인 / 주소
  • National Semiconductor Corporation
대리인 / 주소
    Skjerven, Morrill, MacPherson, Franklin & Friel, LLPKwok
인용정보 피인용 횟수 : 90  인용 특허 : 7

초록

A ball grid array (BGA) package incorporating a heat dissipating member which includes a thin die attach portion mounted between an integrated circuit chip (die) and a package substrate, a heat sink portion surrounding the die attach portion, and tie bars connected between the die attach portion and

대표청구항

[ We claim:] [1.] An electronic device comprising:an integral heat dissipating member including:a flat die attach portion having an upper surface and a lower surface, a distance between the upper and lower surfaces defining a first thickness, the die attach portion having an outer peripheral edge,a

이 특허에 인용된 특허 (7)

  1. Darveaux Robert F. (Coral Springs FL), Discrete transitor assembly.
  2. Nagase Toshiyuki (Omiya JPX) Kanda Yoshio (Omiya JPX) Kuromitu Yoshiro (Omiya JPX) Hatsushika Masafumi (Omiya JPX) Tanaka Hirokazu (Omiya JPX), Highly heat-radiating ceramic package.
  3. Smith Charles (Ramona CA) Akhtar Masyood (San Diego CA) Chau Michael M. (San Diego CA) Savage David (San Diego CA), Metal-ceramic composite lid.
  4. Sonobe Kaoru (Tokyo JPX), Plastic packaged semiconductor device.
  5. Nishimura Asao (Ushiku JPX) Kitano Makoto (Tsuchiura JPX) Shimizu Ichio (Gunma JPX), Plastic-molded-type semiconductor device.
  6. Murakami Gen (Machida JPX) Gappa Takeshi (Ohme JPX), Semiconductor device and a method of producing the same.
  7. Young Peter L. (South Barrington IL) Cech Jay (Elmhurst IL) Li Kin (Lombard IL), Thin-film electrical connections for integrated circuits.

이 특허를 인용한 특허 (90)

  1. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  2. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  3. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  4. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  5. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  6. Yamamura,Hideho, BGA type semiconductor device and electronic equipment using the same.
  7. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  8. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  9. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  10. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  11. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Ball grid array package fabrication with IC die support structures.
  12. Zhao, Sam Ziqun; Khan, Rezaur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package having one or more stiffeners.
  13. Khan, Reza-ur Rahman; Zhong, Chong Hua, Ball grid array package substrates and method of making the same.
  14. Khan,Reza ur Rahman; Zhong,Chong Hua, Ball grid array package substrates with a modified central opening and method for making the same.
  15. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with multiple interposers.
  16. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with patterned stiffener layer.
  17. Zhao, Sam Ziqun; Khan, Reza ur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package with patterned stiffener surface and method of assembling the same.
  18. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  19. Khan,Reza ur Rahman; Zhao,Sam Ziqun, Ball grid array package with stepped stiffener layer.
  20. Bolken, Todd O.; Cobbley, Chad A., Ball grid array packages with thermally conductive containers.
  21. Tao Su,TWX ; Wu Chin-Long,TWX ; Huang Tai-Chun,TWX ; Huang Han-Hsiang,TWX ; Chen Shih-Kuang,TWX ; Chao Shin-Hua,TWX, Ball grid array semiconductor package having improved heat dissipation efficiency, overall electrical performance and enhanced bonding capability.
  22. Brucchi, Fabio; Chiola, Davide, Baseplate for an electronic module.
  23. Berman, Michael J.; Ahmad, Aftab; Low, Qwai H.; Chia, Chok J.; Ranganathan, Ramaswamy, Bonding pad isolation.
  24. Yu, Xuequan; Bai, Yadong; Yu, Ping, Chip package and packaging method.
  25. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Circuit and substrate encapsulation methods.
  26. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die down ball grid array package.
  27. Khan, Reza-Ur Rahman; Zhao, Sam Ziqun, Die down ball grid array packages and method for making same.
  28. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die-down ball grid array package with die-attached heat spreader and method for making the same.
  29. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same.
  30. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package with a heat spreader and method for making the same.
  31. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with attached stiffener ring.
  32. Zhao, Sam Z; Khan, Reza-ur R, Die-up ball grid array package with die-attached heat spreader.
  33. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Die-up ball grid array package with enhanced stiffener.
  34. Khan,Reza ur Rahman; Zhao,Sam Ziqun; Bacher,Brent, Die-up ball grid array package with patterned stiffener opening.
  35. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with printed circuit board attachable heat spreader.
  36. Zhao,Sam Z; Khan,Reza ur R, Die-up ball grid array package with printed circuit board attachable heat spreader.
  37. Kao, Huahung; Liou, Shiann Ming, Drop-in heat sink and exposed die-back for molded flip die package.
  38. Alcoe, David James; Coffin, Jeffrey Thomas; Gaynes, Michael Anthony; Hamel, Harvey Charles; Interrante, Mario J.; Peterson, Brenda Lee; Shannon, Megan J.; Sablinski, William Edward; Spring, Christoph, EMI shielding for semiconductor chip carriers.
  39. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  40. Rahman Khan,Reza ur; Zhao,Sam Ziqun, Enhanced die-down ball grid array and method for making the same.
  41. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Enhanced die-up ball grid array packages and method for making the same.
  42. Combs, Edward G.; Sheppard, Robert P.; Pun, Tai Wai; Ng, Hau Wan; Fan, Chun Ho; McLellen, Neil Robert, Enhanced thermal dissipation integrated circuit package.
  43. Schoenfeld Aaron, Grinding technique for integrated circuits.
  44. Chen, Kuang-Hsiung; Wang, Sheng-Ming; Lee, Yu-Ying; Feng, Hsiang-Ming; Cheng, Bing-Yun, Heat dissipating semiconductor device packages.
  45. Chen, Kuang-Hsiung; Wang, Sheng-Ming; Lee, Yu-Ying; Feng, Hsiang-Ming; Cheng, Bing-Yun, Heat dissipating semiconductor device packages and related methods.
  46. Khan,Reza ur Rahman; Zhao,Sam Ziqun, IC die support structures for ball grid array package fabrication.
  47. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Integrated circuit (IC) package stacking and IC packages formed by same.
  48. Zhang, Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  49. Zhang,Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  50. Guruswami M. Sridharan ; Kartik M. Sridharan, Integrated circuit die having an interference shield.
  51. Sridharan,Guruswami M.; Sridharan,Kartik M., Integrated circuit die having an interference shield.
  52. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Interconnect structure and formation for package stacking of molded plastic area array package.
  53. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  54. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Interposer for die stacking in semiconductor packages and the method of making the same.
  55. Khan, Rezaur Rahman; Wang, Ken Jian Ming, Lead frame-BGA package with enhanced thermal performance and I/O counts.
  56. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Leadframe IC packages having top and bottom integrated heat spreaders.
  57. Zhong, Chong Hua; Khan, Rezaur Rahman, Low voltage drop and high thermal performance ball grid array package.
  58. Zhong, Chonghua; Khan, Reza-ur Rahman, Low voltage drop and high thermal performance ball grid array package.
  59. Zhong,Chong Hua; Rahman Khan,Reza ur, Low voltage drop and high thermal performance ball grid array package.
  60. Andric, Anthony M.; Hill, Ruel, Method and apparatus for shielding electromagnetic emissions from an integrated circuit.
  61. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Method for assembling a ball grid array package with multiple interposers.
  62. Zhao,Sam Zinqun; Khan,Reza ur Rahman; Chaudhry,Imtiaz, Method for assembling a ball grid array package with two substrates.
  63. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Method for making an enhanced die-up ball grid array package with two substrates.
  64. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
  65. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Method of assembling a ball grid array package with patterned stiffener layer.
  66. Luo, Junhua; Yao, Jinzhong; Yin, Baoguan, Method of assembling semiconductor device including insulating substrate and heat sink.
  67. Keiji Maeda JP; Shigeru Miyagawa JP, Method of coating semiconductor wafer with resin and mold used therefor.
  68. Thomas,David L.; Woychik,Charles G., Method of making an electronic package.
  69. Combs,Edward G.; Sheppard,Robert P.; Pun,Tai Wai; Ng,Hau Wang; Fan,Chun Ho; McLellen,Neil Robert, Method of manufacturing an enhanced thermal dissipation integrated circuit package.
  70. Brucchi, Fabio; Chiola, Davide, Method of manufacturing baseplate for an electronic module.
  71. Zhao, Sam Ziqun; Khan, Reza ur Rahman, Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages.
  72. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages.
  73. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Methods of making a die-up ball grid array package with printed circuit board attachable heat spreader.
  74. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  75. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  76. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  77. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Packages for semiconductor die.
  78. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Packages for semiconductor die.
  79. Arne W. Ballantine ; Robert A. Groves ; Michael B. Rice ; Anthony K. Stamper, Spiral inductor semiconducting device with grounding strips and conducting vias.
  80. Tan, Hock Chuan; Lim, Thiam Chye; Tan, Victor Cher Khng; Neo, Chee Peng; Tan, Michael Kian Shing; Chew, Beng Chye; Pour, Cheng Poh, Stacked die in die BGA package.
  81. Usselman, Robert A.; Mcfarland, Dalton E.; Grant, Jeffrey P., Starter system for portable internal combustion engine electric generators using a portable universal battery pack.
  82. Camenforte, Raymundo M.; Merilo, Dioscoro A.; Chow, Seng Guan, Super thin/super thermal ball grid array package.
  83. Camenforte, Raymundo M.; Merilo, Dioscoro A.; Chow, Seng Guan, Super thin/super thermal ball grid array package.
  84. Kertesz,Philippe; Ledain,Bernard; Caban Chastas,Daniel, Surface-mounted microwave package and corresponding mounting with a multilayer circuit.
  85. Jang,Chae Kyu; Lee,Sang Kwon, Test vehicle grid array package.
  86. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array package.
  87. Zhao, Sam Ziqun; Khan, Reaz-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array packaging.
  88. Grant, Jeffrey P.; Forster, Michael K., Universal power tool battery pack coupled to a portable internal combustion engine.
  89. Grant, Jeffrey P.; Forster, Michael K., Universal power tool battery pack coupled to a portable internal combustion engine.
  90. Grant, Jeffrey P.; Forster, Michael K., Universal power tool battery pack coupled to a portable internal combustion engine.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로