$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of forming a three-dimensional integrated inductor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/00
출원번호 US-0056967 (1998-04-09)
발명자 / 주소
  • Alford Ronald C.
  • Stengel Robert E.
  • Weisman Douglas H.
  • Marlin George W.
출원인 / 주소
  • Motorola, Inc.
대리인 / 주소
    Doutre
인용정보 피인용 횟수 : 209  인용 특허 : 16

초록

A three-dimensional inductor coil is fabricated on top of a semiconductor substrate. The fabrication process includes the steps of depositing a first photoresist layer (406), forming a trench therein, and filling the trench with electroplated metal (404). A second photoresist layer (408) is deposite

대표청구항

[ What is claimed is:] [1.] A method of forming an integrated multi-turn inductor coil, comprising the steps of:providing a semiconductor substrate;forming the bottoms of the turns by:depositing, over the semiconductor substrate, a first photoresist layer and forming a trench therein;filling the tre

이 특허에 인용된 특허 (16)

  1. Landis Richard C. (Shelton CT), Coaxial shielded helical delay line and process.
  2. Ewen John E. (Yorktown Heights NY) Ponnapalli Saila (Fishkill NY) Soyuer Mehmet (Yorktown Heights NY), High-Q inductors in silicon technology without expensive metalization.
  3. Andoh Naoto (Itami JPX) Inoue Akira (Itami JPX) Nakajima Yasuharu (Itami JPX) Nakahara Kazuhiko (Itami JPX), Inductive structures for semiconductor integrated circuits.
  4. Imam Mohamed A. ; Yoganathan Sittampalam, Inductor formed at least partially in a substrate.
  5. Burghartz Joachim Norbert ; Edelstein Daniel Charles ; Jahnes Christopher Vincent ; Uzoh Cyprian Emeka, Integrated circuit inductor.
  6. Rawls Spencer A. (Reading PA) Turgeon Luke J. (Westlawn PA), Integrated transformer structure with primary winding in substrate.
  7. Ikeda Takeshi (2-5-6-213 ; Sanno Ohta-ku ; Tokyo JPX), LC noise filter.
  8. Sundaram Lalgudi M. G. (Scottsdale AZ) Tracht Neil (Mesa AZ), Method for fabricating a vertical trench inductor.
  9. Grader Gideon S. (Haifa NJ ILX) Johnson ; Jr. David W. (Pluckemin NJ) Roy Apurba (Rockwall TX) Thomson ; Jr. John (Spring Lake NJ), Method of making a multilayer monolithic magnet component.
  10. Dow Stephen (Chandler AZ) Maass Eric C. (Scottsdale AZ) Marlin Bill (Phoenix AZ), Method of making an electronic device having an integrated inductor.
  11. Hamilton Harold J. (Santa Clara CA), Method of making magnetic read/write head/flexure/conductor unit(s).
  12. Bhagat Jayant K. (930 Andover Way Los Altos CA 94022), Miniature inductor for integrated circuits and devices.
  13. Stengel Robert E. (Ft. Lauderdale FL), Multi-layer radio frequency transformer.
  14. Stengel Robert E. (Pompano Beach FL) Nejdl Charles W. (Ft. Lauderdale FL), Planar inductors.
  15. Ling Peiching (San Jose CA), Structure and fabrication process of inductors on semiconductor chip.
  16. Desaigoudar Chan M. (Los Gatos CA) Gupta Suren (San Jose CA), Thin film inductors, inductor network and integration with other passive and active devices.

이 특허를 인용한 특허 (209)

  1. Yen, Hsiao-Tsung; Kuo, Chin-Wei; Hu, Hsien-Pin; Liu, Sally; Chen, Ming-Fa; Lu, Jhe-Ching, 3-D inductor and transformer.
  2. Yen, Hsiao-Tsung; Kuo, Chin-Wei; Hu, Hsien-Pin; Liu, Sally; Chen, Ming-Fa; Lu, Jhe-Ching, 3-D inductor and transformer.
  3. Yen, Hsiao-Tsung; Kuo, Chin-Wei; Hu, Hsien-Pin; Liu, Sally; Chen, Ming-Fa; Lu, Jhe-Ching, 3D inductor and transformer.
  4. Lam, Ken M., Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package.
  5. Chen, Po-Hua; Cheng, Hsueh-Chen; Hsu, Wen-Hong; Liow, Yu-Yee, Asynchronous successive approximation register analog-to-digital converter and operating method thereof.
  6. Sherrer, David W.; Rollin, Jean-Marc, Batch fabricated microconnectors.
  7. Sherrer, David W.; Rollin, Jean-Marc, Batch fabricated microconnectors.
  8. Lin, Mou-Shiung, Capacitor for high performance system-on-chip using post passivation device.
  9. Mou-Shiung Lin TW, Capacitor for high performance system-on-chip using post passivation process structure.
  10. Chen, Chien-Liang; Mou, Ya-Nan; Chen, Yuan-Hui; Chang, Yu-Jen, Charge pump circuit with low clock feed-through.
  11. Chen, Chien-Liang, Charge pump system capable of stabilizing an output voltage.
  12. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  13. Lin, Mou-Shiung; Lee, Jin-Yuan, Chip packages.
  14. Lin, Mou-Shiung; Lee, Jin-Yuan, Chip packages having dual DMOS devices with power management integrated circuits.
  15. Ohba, Mitio; Matsutani, Nobuya; Shimoyama, Koji; Takahashi, Yuichi; Morimoto, Shinichi, Chip part manufacturing method and chip parts.
  16. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  17. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  18. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
  19. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
  20. Dunn Gregory J. ; Lach Larry ; Savic Jovica ; Beuhler Allyson ; Simons Everett, Circuit board features with reduced parasitic capacitance and method therefor.
  21. Tso, Ching-Yu, Circuit structure of test-key and test method thereof.
  22. Lauffer, John M.; Russell, David J., Circuitry with integrated passive components and method for producing.
  23. Sherrer, David W.; Rollin, Jean-Marc, Coaxial transmission line microstructure including an enlarged coaxial structure for transitioning to an electrical connector.
  24. Sherrer, David, Coaxial transmission line microstructure with a portion of increased transverse dimension and method of formation thereof.
  25. Sherrer, David W.; Fisher, John J., Coaxial waveguide microstructure having center and outer conductors configured in a rectangular cross-section.
  26. Sherrer,David W.; Fisher,John J., Coaxial waveguide microstructures and methods of formation thereof.
  27. Sherrer, David W.; Fisher, John J., Coaxial waveguide microstructures having an active device and methods of formation thereof.
  28. Sherrer,David W.; Fisher,John J., Coaxial waveguide microstructures having an active device and methods of formation thereof.
  29. Sherrer,David W.; Fisher,John J., Coaxial waveguide microstructures having an active device and methods of formation thereof.
  30. Sherrer, David W.; Fisher, John J., Coaxial waveguide microstructures having conductors formed by plural conductive layers.
  31. Berthold, Jorg; Sewald, Dieter; Tiebout, Marc, Coil and coil system for integration into a micro-electronic circuit and microelectronic circuit.
  32. Okuzawa,Nobuyuki; Yoshida,Makoto, Common mode choke coil and method of manufacturing the same.
  33. Sherrer, David W.; Reid, James R., Devices and methods for solder flow control in three-dimensional microstructures.
  34. Sherrer, David W.; Reid, Jr., James R., Devices and methods for solder flow control in three-dimensional microstructures.
  35. Razavi, Behzad; Zhang, Pengfei, Differential to single-ended converter with large output swing.
  36. Cheng, Hsueh-Chen; Hsu, Wen-Hong; Chen, Po-Hua; Liow, Yu-Yee, Digital-to-analog converter with greater output resistance.
  37. Cohen, Adam L.; Lockard, Michael S.; Kim, Kieun; Le, Qui T.; Zhang, Gang; Frodis, Uri; McPherson, Dale S.; Smalley, Dennis R., Electrochemical fabrication methods incorporating dielectric materials and/or using dielectric substrates.
  38. Cohen, Adam L.; Lockard, Michael S.; Kim, Kieun; Le, Qui T.; Zhang, Gang; Frodis, Uri; McPherson, Dale S.; Smalley, Dennis R., Electrochemical fabrication methods incorporating dielectric materials and/or using dielectric substrates.
  39. Cohen, Adam L.; Lockard, Michael S.; Kim, Kieun; Le, Qui T.; Zhang, Gang; Frodis, Uri; McPherson, Dale S.; Smalley, Dennis R., Electrochemical fabrication methods incorporating dielectric materials and/or using dielectric substrates.
  40. Zhang,Ligang; Pietruszynski,David; Thomsen,Axel; Smith,Kevin G., Electromagnetic shielding structure.
  41. Lam, Ken M., Electronics package with an integrated circuit device having post wafer fabrication integrated passive components.
  42. Long, David Clifford; Bhatia, Harsaran S.; Hamel, Harvey Charles; Pillai, Edward R.; Setzer, Christopher David; Tongue, Benjamin Paul, Embedded inductor and method of making.
  43. White, George E.; Dalmia, Sidharth; Sundaram, Venkatesh; Swaminathan, Madhavan, Heterogeneous organic laminate stack ups for high frequency applications.
  44. Acosta, Raul E.; Lund, Jennifer L.; Groves, Robert A.; Rosner, Joanna; Cordes, Steven A.; Carasso, Melanie L., High Q inductor with faraday shield and dielectric well buried in substrate.
  45. Acosta, Raul E.; Lund, Jennifer L.; Groves, Robert A.; Rosner, Joanna; Cordes, Steven A.; Carasso, Melanie L., High Q inductor with faraday shield and dielectric well buried in substrate.
  46. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  47. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  48. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  49. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
  50. Lin, Mou Shiung, High performance system-on-chip passive device using post passivation process.
  51. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
  52. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  53. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  54. Lin,Mou Shiung, High performance system-on-chip using post passivation process.
  55. Lin,Mou Shiung, High performance system-on-chip using post passivation process.
  56. Harris, Edward Belden; Merchant, Sailesh Mansinh; Steiner, Kurt George; Vitkavage, Susan Clay, Inductor formed in an integrated circuit.
  57. Harris, Edward Belden; Merchant, Sailesh Mansinh; Steiner, Kurt George; Vitkavage, Susan Clay, Inductor formed in an integrated circuit.
  58. Harris,Edward Belden; Merchant,Sailesh Mansinh; Steiner,Kurt George; Vitkavage,Susan Clay, Inductor formed in an integrated circuit.
  59. Chang, Yung-Chung; Chen, Meng-Sheng; Liu, Chang-Chih; Chang, Li-Chi; Tsai, Cheng-Hua, Inductor structure.
  60. Mou-Shiung Lin TW, Inductor structure for high performance system-on-chip using post passivation process.
  61. Luo, Cheng-Wei; Yen, Hsiao-Tsung; Kuo, Chin-Wei; Jeng, Min-Chie, Inductor with magnetic material.
  62. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  63. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  64. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  65. Wei,Derrick C.; Shi,Ying; Smith,Kevin G.; Proffitt,Steven P.; Thomsen,Axel; Pietruszynski,David M.; Zhang,Ligang, Integrated circuit package configuration incorporating shielded circuit element structure.
  66. Cho, Hsiu-Ying, Integrated circuits including inductors.
  67. Cho, Hsiu-Ying, Integrated circuits including inductors.
  68. Rollin, Jean-Marc; Sherrer, David W., Integrated electronic components and methods of formation thereof.
  69. Rollin, Jean-Marc; Sherrer, David W., Integrated electronic components and methods of formation thereof.
  70. Yeo, Kiat Seng; Tan, Hai Peng; Ma, Jian Guo; Do, Manh Anh; Chew, Kok Wai Johnny, Integrated helix coil inductor on silicon.
  71. Yeo, Kiat Seng; Tan, Hai Peng; Ma, Jian Guo; Do, Manh Anh; Chew, Kok Wai Johnny, Integrated helix coil inductor on silicon.
  72. Ting-Wah Wong, Integrated inductive circuits.
  73. Ott, George; Cole, Richard; Von Thun, Matthew, Integrated inductor in semiconductor manufacturing.
  74. Hsu,Rockwell; Muthukumar,Sriram; He,Jiangqi, Integrated inductors and compliant interconnects for semiconductor packaging.
  75. White, George E.; Swaminathan, Madhavan; Sundaram, Venkatesh; Dalmia, Sidharth, Integrated passive devices fabricated utilizing multi-layer, organic laminates.
  76. Wong, Ting-Wah; Woo, Chong L., Integrated radio frequency circuits.
  77. Choutov, Dmitri A.; Livschitz, Leonard S., Integrated three dimensional inductor and method of manufacturing same.
  78. White, George E.; Dalmia, Sidharth, Integration using package stacking with multi-layer organic substrates.
  79. Ma, Shaoyu; Zhao, Tianting; Chen, Baoxing, Isolated error amplifier for isolated power supplies.
  80. Choutov, Dmitri A.; Livschitz, Leonard S., LED driver for driving LED lighting device at high frequency.
  81. Ahn, Kie Y.; Forbes, Leonard, Low loss high Q inductor.
  82. Ahn, Kie Y.; Forbes, Leonard, Low loss high Q inductor.
  83. Ahn, Kie Y.; Forbes, Leonard, Low loss high Q inductor.
  84. Johnson,Peter; Hopper,Peter J.; Hwang,Kyuwoon; Drury,Robert, MEMS inductor with very low resistance.
  85. Smeys, Peter; Johnson, Peter, MEMS power inductor.
  86. Bhatia, Harsaran S.; Hamel, Harvey C.; Long, David C.; Pillai, Edward R.; Setzer, Christopher D.; Tongue, Benjamin P., MLC frequency selective circuit structures.
  87. Ahrens, Carsten; Bartl, Ulf; Hartung, Wolfgang; Losehand, Reinhard; Werthmann, Hubert, Magnetic component.
  88. Shpiro, Zeev, Magnetic induction devices and methods for producing them.
  89. Chen, Shi-Wen; Shuai, Chi-Chang; Tsai, Chung-Cheng; Mou, Ya-Nan, Memory and operation method thereof.
  90. Chen, Hsin-Wen; Shuai, Chi-Chang; Lin, Shih-Chin, Memory cell and memory cell array using the same.
  91. Chen, Hsin-Wen, Memory cell array operated with multiple operation voltage.
  92. Chen, Hsin-Wen, Memory device and driving method thereof.
  93. Chen, Hsin-Wen, Memory device and method for driving memory array thereof.
  94. Chen, Shi-Wen; Lu, Hsin-Pang; Tsai, Chung-Cheng; Mou, Ya-Nan, Memory for a voltage regulator circuit.
  95. Chen, Shi-Wen; Lu, Hsin-Pang; Tsai, Chung-Cheng; Mou, Ya-Nan, Memory, supply voltage generation circuit, and operation method of a supply voltage generation circuit used for a memory array.
  96. Razavi, Behzad; Zhang, Pengfei, Method and apparatus for reducing DC offset.
  97. Chen, Hsi-Wen, Method and circuit for optimizing bit line power consumption.
  98. Chen, Shi-Wen; Lin, Yung-Hsiang, Method and device for pulse width estimation.
  99. Zhang,Ligang, Method and structure for forming relatively dense conductive layers.
  100. Kuo, Chih-Ming; Hsu, You-Ming, Method for fabricating a carrier with a three dimensional inductor.
  101. Kuo, Chih-Ming; Hsu, You-Ming, Method for fabricating a carrier with a three dimensional inductor and structure thereof.
  102. Oladeji, Isaiah O.; Cuthbertson, Alan, Method for fabricating a thick copper line and copper inductor resulting therefrom.
  103. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  104. Brown, Elliot R.; Evans, John D.; Bang, Christopher A.; Cohen, Adam L.; Lockard, Michael S.; Smalley, Dennis R.; Grosser, Morton, Method for fabricating miniature structures or devices such as RF and microwave components.
  105. Brown, Elliott R.; Evans, John D.; Bang, Christopher A.; Cohen, Adam L.; Lockard, Michael S.; Smalley, Dennis R.; Grosser, Morton, Method for fabricating miniature structures or devices such as RF and microwave components.
  106. White, George E.; Swaminathan, Madhavan; Sundaram, Venkatesh; Dalmia, Sidharth, Method for fabricating three-dimensional all organic interconnect structures.
  107. Q. Z. Liu ; David J Howard, Method for fabrication of high inductance inductors and related structure.
  108. Lin Mou-Shiung,TWX, Method for forming high performance system-on-chip using post passivation process.
  109. Weatherspoon, Michael Raymond; Rendek, Jr., Louis Joseph; Shacklette, Lawrence Wayne; Maloney, Robert Patrick; Smith, David M., Method for making an electrical inductor and related inductor devices.
  110. Weatherspoon, Michael Raymond; Rendek, Jr., Louis Joseph; Shacklette, Lawrence Wayne; Maloney, Robert Patrick; Smith, David M., Method for making an electrical inductor and related inductor devices.
  111. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  112. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  113. Acosta, Raul E.; Carasso, Melanie L.; Cordes, Steven A.; Groves, Robert A.; Lund, Jennifer L.; Rosner, Joanna, Method of fabricating integrated coil inductors for IC devices.
  114. Johnson,Peter; Hopper,Peter J.; Hwang,Kyuwoon; Drury,Robert, Method of forming a MEMS inductor with very low resistance.
  115. Smeys, Peter; Johnson, Peter, Method of forming a MEMS topped integrated circuit with a stress relief layer.
  116. Long, David Clifford; Bhatia, Harsaran S.; Hamel, Harvey Charles; Pillai, Edward R.; Setzer, Christopher David; Tongue, Benjamin Paul, Method of forming a dielectric substrate having a multiturn inductor.
  117. Hopper, Peter J.; Johnson, Peter; Hwang, Kyuwoon; Lindorfer, Philipp, Method of forming a saucer-shaped half-loop MEMS inductor with very low resistance.
  118. Luo, Cheng-Wei; Yen, Hsiao-Tsung; Kuo, Chin-Wei; Jeng, Min-Chie, Method of forming an inductor with magnetic material.
  119. Hiatt,Fred C.; DeCramer,John E.; Fayfield,Robert T.; Rassel,Richard J., Method of manufacturing an ultra-miniature magnetic device.
  120. Chu Jerome Tsu-Rong, Method of manufacturing lateral high-Q inductor for semiconductor devices.
  121. Chan, Lap; Chu, Sanford; Ng, Chit Hwei; Ju, Yong; Zheng, Jia Zhen, Method to fill a trench and tunnel by using ALD seed layer and electroless plating.
  122. Tsai Chao-chieh,TWX, Method to form a high Q inductor.
  123. Yelehanka,Pradeep; Chu,Sanford; Ng,Chit Hwei; Zhen,Jia; Verma,Purakh, Method to form both high and low-k materials over the same dielectric region, and their application in mixed mode circuits.
  124. Yelehanka,Pradeep; Chu,Sanford; Ng,Chit Hwei; Zhen,Jia; Verma,Purakh, Method to form both high and low-k materials over the same dielectric region, and their application in mixed mode circuits.
  125. Carastro,Lawrence A.; Lapushin,Semyon; Dalmia,Sidharth; Czakon,Winston; White,George, Methods and apparatuses for high-performing multi-layer inductors.
  126. White,George E.; Swaminathan,Madhavan; Sundaram,Venkatesh; Dalmia,Sidharth, Methods for fabricating three-dimensional all organic interconnect structures.
  127. Sherrer, David W.; Cardwell, Dara L., Methods of fabricating electronic and mechanical structures.
  128. Rollin, Jean-Marc; Reid, J. Robert; Sherrer, David; Stacy, Will; Vanhille, Ken; Oliver, J. Marcus; Smith, Tim, Microstructure including microstructural waveguide elements and/or IC chips that are mechanically interconnected to each other.
  129. Brown, Elliot R.; Evans, John D.; Bang, Christopher A.; Cohen, Adam L.; Lockard, Michael S.; Smalley, Dennis R.; Grosser, Morton, Miniature RF and microwave components and methods for fabricating such components.
  130. Brown, Elliott R.; Evans, John D.; Bang, Christopher A.; Cohen, Adam L.; Lockard, Michael S.; Smalley, Dennis R.; Grosser, Morton, Miniature RF and microwave components and methods for fabricating such components.
  131. Brown,Elliott R.; Evans,John D.; Bang,Christopher A.; Cohen,Adam L.; Lockard,Michael S.; Smalley,Dennis R.; Grosser,Morton, Miniature RF and microwave components and methods for fabricating such components.
  132. Brown,Elliott R.; Evans,John D.; Bang,Christopher A.; Cohen,Adam L.; Lockard,Michael S.; Smalley,Dennis R.; Grosser,Morton, Miniature RF and microwave components and methods for fabricating such components.
  133. Razavi, Behzad; Zhang, Pengfei, Mixer noise reduction technique.
  134. Govind,Vinu; Dalmia,Sidharth; Bavisi,Amit; Sundraram,Venkatesh; Swaminathan,Madhavan; White,George, Multi-band RF transceiver with passive reuse in organic substrates.
  135. Reid, James Robert, Multi-layer digital elliptic filter and method.
  136. Reid, James Robert, Multi-layer digital elliptic filter and method.
  137. Chaudhry, Samir; Layman, Paul Arthur; Thomson, J. Ross; Laradji, Mohamed; Griglione, Michelle D., Multi-layer inductor formed in a semiconductor substrate.
  138. Nguyen, Thai M.; Zhang, Pengfei, Multi-phase mixer.
  139. Eldredge, Adam B.; Hara, Susumu, Mutual inductance circuits.
  140. Chen, Shi-Wen; Lu, Hsin-Pang; Tsai, Chung-Cheng; Mou, Ya-Nan, Operation method of a supply voltage generation circuit used for a memory array.
  141. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  142. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  143. Lin,Mou Shiung; Chou,Chien Kang; Chou,Chiu Ming, Post passivation interconnection process and structures.
  144. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection process and structures.
  145. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  146. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  147. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  148. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  149. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  150. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  151. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chips.
  152. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
  153. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  154. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  155. Lin, Mou-Shiung; Lei, Ming-Ta; Lee, Jin-Yuan; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  156. Chen, Hsi-Wen, Process monitoring circuit and method.
  157. Granger Jones,Marcus, Quadrature frequency doubling system.
  158. Mou-Shiung Lin TW, Resistor for high performance system-on-chip using post passivation process.
  159. Chen, Chien-Liang, Ring oscillator.
  160. Mukherjee,Maharaj; Dewey, III,Lewis William, Robust tetrahedralization and triangulation method with applications in VLSI layout design and manufacturability.
  161. Hopper,Peter J.; Johnson,Peter; Hwang,Kyuwoon; Lindorfer,Philipp, Saucer-shaped half-loop MEMS inductor with very low resistance.
  162. Zhang,Ligang, Self-shielding inductor.
  163. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  164. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  165. Weyers, Joachim; Bueyuektas, Kevni; Hirler, Franz; Mauder, Anton, Semiconductor component and method for producing a semiconductor component.
  166. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  167. Chen, Shi-Wen, Sense amplifier and method for determining values of voltages on bit-line pair.
  168. Chen, Shi-Wen, Sense-amplifier circuit of memory and calibrating method thereof.
  169. Chen, Baoxing, Small size and fully integrated power converter with magnetics on chip.
  170. Chen, Baoxing, Small size and fully integrated power converter with magnetics on chip.
  171. Chen, Baoxing, Small size and fully integrated power converter with magnetics on chip.
  172. Stacey William F., Spiral-shaped inductor structure for monolithic microwave integrated circuits having air gaps in underlying pedestal.
  173. Stacey William F., Spiral-shaped inductor structure for monolithic microwave integrated circuits having air gaps in underlying pedestal.
  174. Lam, Ken, Stacked-die electronics package with planar and three-dimensional inductor elements.
  175. White,George E.; Swaminathan,Madhavan; Sundaram,Venkatesh; Dalmia,Sidharth, Stand-alone organic-based passive devices.
  176. Chen, Baoxing, Step up or step down micro-transformer with tight magnetic coupling.
  177. Rollin, Jean-Marc; Reid, J. Robert; Sherrer, David; Stacy, Will; Vanhille, Ken; Oliver, J. Marcus; Smith, Tim, Structures and methods for interconnects and associated alignment and assembly mechanisms for and between chips, components, and 3D systems.
  178. Hovey, Ian; Reid, J. Robert; Sherrer, David; Stacy, Will; Vanhille, Ken, Substrate-free interconnected electronic mechanical structural systems.
  179. Hovey, Ian; Reid, J. Robert; Sherrer, David; Stacy, Will; Vanhille, Ken, Substrate-free interconnected electronic mechanical structural systems.
  180. Hovey, Ian; Reid, J. Robert; Sherrer, David; Stacy, Will; Vanhille, Ken, Substrate-free mechanical interconnection of electronic sub-systems using a spring configuration.
  181. Zhang,Ligang, Surface inductor.
  182. Drizlikh,Sergei; Thibeault,Todd, System and method for manufacturing an out of plane integrated circuit inductor.
  183. White, George E.; Dalmia, Sidharth, Systems and methods for integrated antennae structures in multilayer organic-based printed circuit devices.
  184. Vanhille, Kenneth; Sherrer, David, Thermal management.
  185. Chaudhry, Samir; Layman, Paul Arthur; Thomson, J. Ross; Laradji, Mohamed; Griglione, Michelle D., Thin film multi-layer high Q transformer formed in a semiconductor substrate.
  186. Kim, Jonghae; Gu, Shiqun; Henderson, Brian Matthew; Toms, Thomas R.; Chua-Eoan, Lew G.; Bazarjani, Seyfollah S.; Nowak, Matthew, Three dimensional inductor and transformer.
  187. Kim, Jonghae; Gu, Shiqun; Henderson, Brian Matthew; Toms, Thomas R.; Chua-Eoan, Lew G.; Bazarjani, Seyfollah S.; Nowak, Matthew, Three dimensional inductor, transformer and radio frequency amplifier.
  188. Fonataine, Daniel L.; Sherrer, David, Three-dimensional matrix structure for defining a coaxial transmission line channel.
  189. Houck, William D.; Sherrer, David W., Three-dimensional microstructure having a first dielectric element and a second multi-layer metal element configured to define a non-solid volume.
  190. Sherrer, David W.; Houck, William D., Three-dimensional microstructures and methods of formation thereof.
  191. Houck, William D.; Sherrer, David W., Three-dimensional microstructures having a re-entrant shape aperture and methods of formation.
  192. Sherrer, David W.; Nichols, Christopher A.; Zhou, Shifang, Three-dimensional microstructures having an embedded and mechanically locked support member and method of formation thereof.
  193. Houck, William D.; Sherrer, David W., Three-dimensional microstructures having an embedded support member with an aperture therein and method of formation thereof.
  194. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  195. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  196. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  197. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  198. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  199. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  200. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  201. Gu, Shiqun; Lane, Ryan David; Ray, Urmi, Toroid inductor in redistribution layers (RDL) of an integrated device.
  202. Sherrer, David, Transition structure between a rectangular coaxial microstructure and a cylindrical coaxial cable using step changes in center conductors thereof.
  203. Chen, Po-Hua; Liow, Yu-Yee; Hsu, Wen-Hong; Cheng, Hsueh-Chen, VCO restart up circuit and method thereof.
  204. Zhang, Pengfei; Soorapanth, Chet, VCO with high-Q switching capacitor bank.
  205. Razavi, Behzad; Zhang, Pengfei, Variable gain mixer circuit.
  206. Chen, Shi-Wen, Voltage regulating circuit configured to have output voltage thereof modulated digitally.
  207. Lin, Mou-Shiung; Wei, Gu-Yeon, Voltage regulator integrated with semiconductor chip.
  208. Shen,Lee Cheng, Wafer level packaging structure with inductors and manufacture method thereof.
  209. Vanhille, Kenneth; Sherrer, David, Waveguide balun having waveguide structures disposed over a ground plane and having probes located in channels.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로