$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Controlled cleavage process using pressurized fluid 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/425
출원번호 US-0305824 (1999-05-05)
발명자 / 주소
  • Henley Francois J.
  • Cheung Nathan
출원인 / 주소
  • Silicon Genesis Corporation
대리인 / 주소
    Townsend and Townsend and Crew LLP
인용정보 피인용 횟수 : 81  인용 특허 : 1

초록

A technique for forming a film of material (12) from a donor substrate (10). The technique has a step of introducing energetic particles (22) in a selected manner through a surface of a donor substrate (10) to a selected depth (20) underneath the surface, where the particles have a relatively high c

대표청구항

[ What is claimed is:] [1.] A process for forming a multilayered substrate, said process comprising steps of:providing a multilayered substrate, said substrate comprising a substrate portion having a plurality of particles being at a concentration at a selected depth to define a substrate material t

이 특허에 인용된 특허 (1)

  1. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.

이 특허를 인용한 특허 (81)

  1. Schwarzenbach,Walter; Waechter,Jean Marc, Annealing process and device of semiconductor wafer.
  2. Schwarzenbach,Walter; Waechter,Jean Marc, Annealing process and device of semiconductor wafer.
  3. Hanawa,Hiroji; Tanaka,Tsutomu; Collins,Kenneth S.; Al Bayati,Amir; Ramaswamy,Kartik; Nguyen,Andrew, Chemical vapor deposition plasma process using an ion shower grid.
  4. Hanawa,Hiroji; Tanaka,Tsutomu; Collins,Kenneth S.; Al Bayati,Amir; Ramaswamy,Kartik; Nguyen,Andrew, Chemical vapor deposition plasma process using plural ion shower grids.
  5. Hanawa, Hiroji; Tanaka, Tsutomu; Collins, Kenneth S.; Al-Bayati, Amir; Ramaswamy, Kartik; Nguyen, Andrew, Chemical vapor deposition plasma reactor having plural ion shower grids.
  6. Francois J. Henley ; Michael A. Brayan ; William G. En, Cleaving process to fabricate multilayered substrates using low implantation doses.
  7. Henley,Francois J.; Bryan,Michael A.; En,William G., Cleaving process to fabricate multilayered substrates using low implantation doses.
  8. Baer, Stephen C., Cleaving wafers from silicon crystals.
  9. Francois J. Henley ; Nathan Cheung, Controlled cleavage process and device for patterned films.
  10. Henley, Francois J.; Cheung, Nathan, Controlled cleavage process and device for patterned films.
  11. Francois J. Henley ; Nathan W. Cheung, Controlled cleavage process and resulting device using beta annealing.
  12. Henley, Francois J.; Cheung, Nathan, Controlled cleavage process using pressurized fluid.
  13. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  14. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  15. Blake, Julian G.; Murphy, Paul J., Cooled cleaving implant.
  16. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Copper barrier reflow process employing high speed optical annealing.
  17. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Copper conductor annealing process employing high speed optical annealing with a low temperature-deposited optical absorber layer.
  18. Maleville, Christophe, Edge removal of silicon-on-insulator transfer wafer.
  19. Maydan, Dan; Thakur, Randir P. S.; Collins, Kenneth S.; Al-Bayati, Amir; Hanawa, Hiroji; Ramaswamy, Kartik; Gallo, Biagio; Nguyen, Andrew, Fabrication of silicon-on-insulator structure using plasma immersion ion implantation.
  20. Letertre, Fabrice; Ghyselen, Bruno; Rayssac, Olivier, Fabrication of substrates with a useful layer of monocrystalline semiconductor material.
  21. Buchberger, Jr.,Douglas A.; Hoffman,Daniel J.; Ramaswamy,Kartik; Nguyen,Andrew; Hanawa,Hiorji; Collins,Kenneth S.; Al Bayati,Amir, Gasless high voltage high contact force wafer contact-cooling electrostatic chuck.
  22. Henley, Francois J.; Cheung, Nathan W., Gettering technique for wafers made using a controlled cleaving process.
  23. Henley, Francois J.; Cheung, Nathan W., Gettering technique for wafers made using a controlled cleaving process.
  24. Henley, Francois J., Layer transfer of films utilizing controlled propagation.
  25. Henley, Francois J., Layer transfer of films utilizing controlled shear region.
  26. Hanawa,Hiroji; Ramaswamy,Kartik; Collins,Kenneth S.; Al Bayati,Amir; Gallo,Biagio; Nguyen,Andrew, Low temperature CVD process with selected stress of the CVD layer on CMOS devices.
  27. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Low temperature plasma deposition process for carbon layer deposition.
  28. Francois J. Henley ; Nathan W. Cheung, Method and device for controlled cleaving process.
  29. Henley Francois J. ; Cheung Nathan, Method and device for controlled cleaving process.
  30. Henley, Francois J.; Cheung, Nathan W., Method and device for controlled cleaving process.
  31. Henley,Francois J.; Cheung,Nathan, Method and device for controlled cleaving process.
  32. Henley, Francois J., Method and structure for fabricating solar cells using a thick layer transfer process.
  33. Yeh Renn-Shyan,TWX ; Huang Der-Fang,TWX ; Chang Chao-Hsin,TWX ; Hung Chih-Chien,TWX, Method for determining a cause for defects in a film deposited on a wafer.
  34. Al Bayati,Amir; Roberts,Rick J.; Collins,Kenneth S.; MacWilliams,Ken; Hanawa,Hiroji; Ramaswamy,Kartik; Gallo,Biagio; Nguyen,Andrew, Method for ion implanting insulator material to reduce dielectric constant.
  35. Aspar Bernard,FRX ; Bruel Michel,FRX, Method for making a thin film of solid material.
  36. Tong,Qin Yi; Fountain, Jr.,Gaius Gillman, Method of detachable direct bonding at low temperatures.
  37. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Method of peeling thin film device and method of manufacturing semiconductor device using peeled thin film device.
  38. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Method of peeling thin film device and method of manufacturing semiconductor device using peeled thin film device.
  39. Park,Jongkook; Sercel,Jeffrey P.; Sercel,Patrick J., Method of separating layers of material.
  40. Park,Jongkook; Sercel,Jeffrey P.; Sercel,Patrick J., Method of separating layers of material.
  41. Hanawa,Hiroji; Ramaswamy,Kartik; Collins,Kenneth S.; Nguyen,Andrew; Monroy,Gonzalo Antonio, Method to drive spatially separate resonant structure with spatially distinct plasma secondaries using a single generator and switching elements.
  42. Huggins, Harold A., Methods of fabricating magnetoresistive memory devices.
  43. Malik, Igor J.; Kang, Sien G.; Fuerfanger, Martin; Kirk, Harry; Flat, Ariel; Current, Michael Ira; Ong, Philip James, Non-contact etch annealing of strained layers.
  44. Bryan, Michael A.; Kai, James K., Nozzle for cleaving substrates.
  45. Nguyen,Andrew; Hanawa,Hiroji; Collins,Kenneth S.; Ramaswamy,Kartik; Al Bayati,Amir; Gallo,Biagio, O-ringless tandem throttle valve for a plasma reactor chamber.
  46. Bryan, Michael A., Particle distribution method and resulting structure for a layer transfer process.
  47. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  48. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  49. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  50. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  51. Kagawa, Yutaka; Unno, Akira; Fukui, Tetsuro, Piezoelectric film type actuator, liquid discharge head, and method of manufacturing the same.
  52. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation apparatus including a plasma source having low dissociation and low minimum plasma voltage.
  53. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio, Plasma immersion ion implantation process.
  54. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio, Plasma immersion ion implantation process.
  55. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio, Plasma immersion ion implantation process.
  56. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation process using a capacitively couple plasma source having low dissociation and low minimum plasma voltage.
  57. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation process using a capacitively coupled plasma source having low dissociation and low minimum plasma voltage.
  58. Collins, Kenneth S.; Hanawa, Hiroji; Ramaswamy, Kartik; Nguyen, Andrew; Al-Bayati, Amir; Gallo, Biagio; Monroy, Gonzalo Antonio, Plasma immersion ion implantation process using a plasma source having low dissociation and low minimum plasma voltage.
  59. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation process using an inductively coupled plasma source having low dissociation and low minimum plasma voltage.
  60. Hanawa, Hiroji; Tanaka, Tsutomu; Collins, Kenneth S.; Al-Bayati, Amir; Ramaswamy, Kartik; Nguyen, Andrew, Plasma immersion ion implantation reactor having an ion shower grid.
  61. Hanawa, Hiroji; Tanaka, Tsutomu; Collins, Kenneth S.; Al-Bayati, Amir; Ramaswamy, Kartik; Nguyen, Andrew, Plasma immersion ion implantation reactor having multiple ion shower grids.
  62. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation system including a plasma source having low dissociation and low minimum plasma voltage.
  63. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Process for low temperature plasma deposition of an optical absorption layer and high speed optical annealing.
  64. Ottaviani, Giampiero; Corni, Federico; Ferrari, Paolo; Villa, Flavio Francesco, Process for manufacturing wafers usable in the semiconductor industry.
  65. Collins, Kenneth S.; Hanawa, Hiroji; Ramaswamy, Kartik; Al-Bayati, Amir; Nguyen, Andrew; Gallo, Biagio, RF measurement feedback control and diagnostics for a plasma immersion ion implantation reactor.
  66. Henley, Francois J.; Brailove, Adam, Race track configuration and method for wafering silicon solar substrates.
  67. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor junction formation process including low temperature plasma deposition of an optical absorption layer and high speed optical annealing.
  68. Sinha, Nishant; Sandhu, Gurtej S.; Smythe, John, Semiconductor material manufacture.
  69. Al Bayati,Amir; Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Gallo,Biagio; Nguyen,Andrew, Semiconductor on insulator vertical transistor fabrication and doping process.
  70. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor substrate process using a low temperature deposited carbon-containing hard mask.
  71. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor substrate process using an optically writable carbon-containing mask.
  72. Nathan W. Cheung ; Timothy D. Sands ; William S. Wong, Separation of thin films from transparent substrates by selective optical processing.
  73. Alexander Yuri Usenko ; William Ned Carr, Separation process for silicon-on-insulator wafer fabrication.
  74. Al Bayati,Amir; Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Gallo,Biagio; Nguyen,Andrew, Silicon-on-insulator wafer transfer method using surface activation plasma immersion ion implantation for wafer-to-wafer adhesion enhancement.
  75. Henley, Francois J.; Cheung, Nathan W., Silicon-on-silicon hybrid wafer assembly.
  76. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  77. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  78. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  79. Brailove, Adam; Liu, Zuqin; Henley, Francois J.; Lamm, Albert J., Techniques for forming thin films by implantation with reduced channeling.
  80. Iwane, Masaaki; Yonehara, Takao, Thin film formation process by clearing the implanted layer with laser radiation.
  81. Hanawa,Hiroji; Ramaswamy,Kartik; Collins,Kenneth S.; Al Bayati,Amir; Gallo,Biagio; Nguyen,Andrew, Very low temperature CVD process with independently variable conformality, stress and composition of the CVD layer.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로