$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus for mounting a chip package to a chassis of a computer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0777251 (1996-12-31)
발명자 / 주소
  • Borkar Shekhar Yeshwant
  • Dreyer Robert S.
  • Mulder Hans
  • Obinata Naomi
  • Wells Calvin E.
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman LLP
인용정보 피인용 횟수 : 27  인용 특허 : 53

초록

An apparatus is provided for mounting a Very Large Scale Integration (VLSI) chip such as a microprocessor on the back plane of a computer chassis. In one embodiment, the mounting on the computer chassis is configured to provide a current supply connection for delivering a high level of current to th

대표청구항

[ We claim:] [1.] An apparatus comprising:a computer chassis;a chip package, said chip package comprising at least one power pin and at least one signal pin; and,a bracket coupled to said chassis, said bracket further comprising a first socket receiving said power pin and a second socket receiving s

이 특허에 인용된 특허 (53)

  1. Blasbalg Herman (Gaithersburg MD), Adaptive packet length traffic control in a local area network.
  2. Hawkins Thomas B. (Boylston MA) Bruckert William (Northboro MA) Bissett Thomas D. (Northboro MA), Apparatus and method of data transfer between systems using different clocks.
  3. Balderes Demetrios (Wappingers Falls NY) Frankovsky Andrew J. (Endwell NY) Jarvela Robert A. (Wappingers Falls NY), Apparatus for directly powering a multi-chip module from a power distribution bus.
  4. Matsushima Hitoshi (Kawasaki JPX), Apparatus for performing data transfer synchronously or asynchronously between device channels.
  5. Gerety Eugene P. (Wolcott CT), Apparatus for providing masterless collision detection.
  6. Gerety Eugene P. (Wolcott CT), Apparatus for providing masterless collision detection.
  7. Chan Wan-Kan (Sabah MYX), Bidirectional wait control between host module and slave module.
  8. Naedel Richard G. (Rockville MD) Harris David B. (Columbia MD) Uehling Mark (Bowie MD), Chassis and personal computer for severe environment embedded applications.
  9. Brown David F. (22 Waterpump Ct. Thorplands ; Northampton GB2) Anstey Michael J. (Penhallow ; Kiln Ride Extension Wokingham ; Berks GB2), Circuit assembly.
  10. Karpman Maurice S. (Westwood MA), Circuit board thermal contact device.
  11. Hulsebosch David A. (8006 White Marsh Ct. Spring TX 77379) Faulk Richard A. (12911 Forest Meadow Cypress TX 77429), Compact construction for portable computer power supply.
  12. Webb Matthew L., Computer having a heat sink structure incorporated therein.
  13. Bono Richard C. (Poughkeepsie NY) Brandt Henry R. (Poughkeepsie NY) Cavagnaro Harold F. (Tillson NY) Lee Arlin E. (Poughkeepsie NY) Norton ; Jr. Darwin W. (Stone Ridge NY) Shalkey Eric T. (Kingston N, Computer system high speed link method and means.
  14. Meyer Helmut (Dossenheim DEX), Converter with intermediate d.c. circuit.
  15. Borkar Shekhar (Portland OR) Mooney Stephen R. (Beaverton OR), Daisy chained clock distribution scheme.
  16. Benck Jeffrey W. (Delray Beach FL) Mansuria Mohanlal S. (Coral Springs FL) Wysong Robert D. (Boca Raton FL), Digitizer tablet having cooling apparatus with base and integrated heat sink.
  17. Ono Hideyo (Hyogo JPX) Yoshitake Kunitoshi (Hyogo JPX) Kakuta Nobuyuki (Hyogo JPX), Electronic device housing with temperature management functions.
  18. Neal James R. (Cameron Park CA) Brown Peter F. (Orangevale CA) Agatstein Louis W. (El Dorado Hills CA) Gutman Michael (Zichron-Ya\cov ILX), Employing on die temperature sensors and fan-heatsink failure signals to control power dissipation.
  19. Hargrove Arthur K. (Irvine CA) Brown Ronald L. (Fountain Valley CA), FIFO Register with independent clocking means.
  20. Fellinger Frank (Delaware OH) Das Santanu (Stamford CT), Fault-tolerant clock signal distribution arrangement.
  21. Miazga Jay M. (Marysville WA), Fixture for circuit components.
  22. Edwards David Linn ; Iruvanti Sushumna ; Messina Gaetano Paolo ; Sherif Raed A., Flat plate cooling using a thermal paste retainer.
  23. Tousignant Lew A. (Shoreview MN), Flexible thermal transfer apparatus for cooling electronic components.
  24. Lee Michael (Taipei TWX), Heat dissipation device for personal computers.
  25. Voorhes David W. (Winchester MA) Goldman Richard D. (Stoughton MA) Lopez Robert R. (Boxford MA), Heat sink.
  26. Shin Kang G. (Ann Arbor MI) Chen Ming-Syan (Yorktown Heights NY) Kandlur Dilip D. (Ann Arbor MI), Hexagonal mesh multiprocessor system.
  27. Baumbaugh Alan E. (Aurora IL), High density printed electrical circuit board card connection system.
  28. Christopher Robert J. (Chapel Hill NC) DaCosta Donald J. (Raleigh NC) Diepenbrock Joseph C. (Raleigh NC) Epley Phillip R. (Raleigh NC), High speed bus transceiver with fault tolerant design for hot pluggable applications.
  29. Lau Tim O. (Milpitas CA) Huang Alexander (Menlo Park CA) Lo Douglas P. (San Jose CA), Housing cooling system.
  30. Jakob Gert (Stuttgart DEX) Schupp Karl (Pforzheim DEX) Hussmann Dieter (Steinheim DEX) Jessberger Thomas (Eberdingen/Hochdorf DEX) Karr Dieter (Tiefenbronn DEX), Housing for an electronic circuit with improved heat dissipation means.
  31. Kantner Edward A. (Raleigh NC), IC card-receiving host.
  32. Penniman Mark B. (Austin TX) Skillman Peter N. (San Carlos CA) Lillios Tony J. (Palo Alto CA) Boyle Dennis J. (Palo Alto CA), Integrated circuit dual cooling paths and method for constructing same.
  33. Sugishima Eiichi (Aichi JPX) Hirose Naohiro (Aichi JPX) Ikeshita Wataru (Aichi JPX) Tomonaga Shinzo (Aichi JPX), Inverter apparatus and method therefor.
  34. Chang Jung-Herng (Saratoga CA) Berg Curt (Sunnyvale CA) Cruz-Rios Jorge (San Jose CA), Methods and apparatus for improving cache consistency using a single copy of a cache tag memory in multiple processor co.
  35. Self Keith-Michael W. (Aloha OR) Peterson Craig B. (Portland OR) Sutton ; II James A. (Portland OR) Urbanski John A. (Hillsboro OR) Cox George W. (Portland OR) Rankin Linda J. (Beaverton OR) Archer D, Microprocessor point-to-point communication.
  36. Beilin Solomon I. (San Carlos CA) Chou William T. (Cupertino CA) Kudzuma David (San Jose CA) Lee Michael G. (San Jose CA) Murase Teruo (San Jose CA) Peters Michael G. (Santa Clara CA) Roman James J. , Multichip module substrate.
  37. Desnoyers Christine M. (Saugerties NY) Garmire Derrick L. (Kingston NY) Genco Sheryl M. (Boulder CO) Grice Donald G. (Kingston NY) Milani William R. (Woodstock NY) Muhlada Michael P. (Saugerties NY) , Multiple computer system with combiner/memory interconnection system employing separate direct access link for transferr.
  38. Soloway Stuart R. (Wrentham MA) Steinka Bradford R. (Stoughton MA) Humblet Pierre A. (Cambridge MA), Network data flow control technique.
  39. Ban Takayuki (Tokyo JPX), On-line computer system capable of safely and simply processing a message signal.
  40. Bemis Gerald L. (Sunnyvale CA), Overflow/Underflow detection for elastic buffer.
  41. Self Keith-Michael W. (Aloha OR) Borkar Shekhar Y. (Portland OR) Jex Jerry G. (Forest Grove OR) Burton Edward A. (Hillsboro OR) Mooney Stephen R. (Beaverton OR) Nag Prantik K. (Portland OR), Point-to-point phase-tolerant communication.
  42. Sakurai Akihiro (Isehara JPX), Power supply for an electronic device.
  43. Margalit Yanki (Givataim ILX) Margalit Danny (Tel Aviv ILX), Printed circuit board having a cutout.
  44. Brooks Paul F. (708 E. 8125 South Sandy UT 84094) Lisonbee Ken D. (3185 W. 8600 South West Jordan UT 84088), Simplified steering mechanism for skateboards and the like.
  45. Roth Gregory A. (Dearborn MI), Spring clip for a heat sink apparatus.
  46. Bazes Mel (Haifa ILX), Synchronous delay line with automatic reset.
  47. Pisello Thomas (DeBary FL) Carbonneau Guy A. (Winter Springs FL), System and method for ethernet to SCSI conversion.
  48. Lee Richard M. L. (8F-6 ; No. 100 ; Sec. 2 ; Hoping E. Road Taipei TWX), Thermostat controlled cooler for a CPU.
  49. Moresco Larry L. (San Carlos CA) Horine David A. (Los Altos CA) Wang Wen-Chou V. (Cupertino CA), Three-dimensional multichip module.
  50. Costello John F. (7110 Convoy Ct. San Diego CA 92111), Trinary bus communication system.
  51. Caesar Knut (Gundelfingen DEX) Schmidt Ulrich (Freiburg DEX) Himmel Thomas (Kenzingen DEX) Uhlenhoff Arnold (Emmendingen DEX), Two-way data transfer apparatus.
  52. Cox Dennis T. (Rochester MN) Guertin David L. (Rochester MN) Johnson Charles L. (Rochester MN) Rudolph Bruce G. (Rochester MN) Turner Mark E. (Colchester VT) Williams Robert R. (Rochester MN), VLSI performance compensation for off-chip drivers and clock generation.
  53. Mughir Taha (Portland OR) Rampone Tom (Hillsboro OR) Landolf Dave (Beaverton OR) Massie Hal (Westlynn OR), Voltage regulator disable circuit.

이 특허를 인용한 특허 (27)

  1. Joseph Ted Dibene, II ; David H. Hartke ; James Hjerpe Kaskade ; Carl E. Hoge, Apparatus for providing power to a microprocessor with integrated thermal and EMI management.
  2. Duerbaum, Thomas; Elferich, Reinhold, Arrangement with an integrated circuit mounted on a bearing means and a power supply module arrangement.
  3. Yun, Sang Jae, Carrier module for μ-BGA type device.
  4. Yun, Sang Jae, Carrier module for holding a μ-BGU type device for testing.
  5. Daniel D. Gonsalves ; Robert S. Antonuccio, Chip cooling management.
  6. Benavides Mark R., Co-location server cabinet.
  7. Stoermer, Peter, Electrical connection arrangement.
  8. Saito Yoshio,JPX ; Urabe Satoshi,JPX ; Kikuchi Jiro,JPX ; Suzuki Nobuyuki,JPX ; Watanabe Yoshikiyo,JPX, Electronic device.
  9. DiBene, II, Joseph Ted; Hartke, David H., Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management.
  10. DiBene, II,Joseph T.; Hartke,David H.; Kaskade,James J. Hjerpe; Hoge,Carl E., Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management.
  11. Shekhar Yeshwant Borkar ; Robert S. Dreyer ; Hans J. Mulder, Method and apparatus for retrofit mounting a VLSI chip to a computer chassis for current supply.
  12. DiBene, II,Joseph T.; Derian,Edward J., Micro-spring interconnect systems for low impedance high power applications.
  13. Kaply,Michael Aaron; Lee,Walter Chun Won; Sicking,Jonas; Stearn, Jr.,Lloyd Bernard, Mounting components to a hardware casing.
  14. Kaply,Michael Aaron; Lee,Walter Chun Won; Sicking,Jonas; Stearn, Jr.,Lloyd Bernard, Mounting components to a hardware casing.
  15. Guenin,Bruce M.; Nettleton,Nyles I., Multi-chip module structure with power delivery using flexible cables.
  16. Oda, Mikio; Ishida, Tomotaka; Takahashi, Hisaya; Ono, Hideyuki; Sakai, Jun; Ohtsuka, Takashi; Noda, Arihide; Kouta, Hikaru, Optical interconnection device.
  17. Hartke, David H.; DiBene, II, J. Ted, Right-angle power interconnect electronic packaging assembly.
  18. Derian, Edward J.; DiBene, II, Joseph Ted; Hartke, David H., Separable power delivery connector.
  19. Ruttan, Thomas G.; Stanford, Ed; Davison, Peter A.; Harrison, Tony, System and method for connecting a power converter to a land grid array socket.
  20. Ruttan, Thomas G.; Stanford, Ed; Davison, Peter A.; Harrison, Tony, System and method for connecting a power converter to a land grid array socket.
  21. Mayer,David; Thornton,Michael, System and method for guidingly mounting a power module to a processor.
  22. Dibene, II, Joseph Ted; Hartke, David H.; Hoge, Carl E.; Derian, Edward J., System and method for processor power delivery and thermal management.
  23. Lehman, Bret W.; Matteson, Jason Aaron; White, Graham Michael, System for cooling a component in a computer system.
  24. Dibene, II, Joseph T.; Hartke, David H.; Hoge, Carl E.; Derian, Edward J., Ultra-low impedance power interconnection system for electronic packages.
  25. Dibene, II, Joseph Ted; Hartke, David H.; Hoge, Carl E.; Derian, Edward J., Ultra-low impedance power interconnection system for electronic packages.
  26. Ma, Gordon Chiang, Unpacked structure for power device of radio frequency power amplification module and assembly method therefor.
  27. Ma, Gordon Chiang, Unpacked structure for power device of radio frequency power amplification module and assembly method therefor.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로