$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Chip and board stress relief interposer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01R-004/58
  • H01R-009/09
  • H01R-001/00
출원번호 US-0130871 (1998-08-07)
발명자 / 주소
  • Lee Michael Guang-Tzong
  • Beilin Solomon I.
  • Wang Wen-chou Vincent
출원인 / 주소
  • Fujitsu Limited, JPX
대리인 / 주소
    Coudert Brothers
인용정보 피인용 횟수 : 116  인용 특허 : 30

초록

An interposer structure permits a differential transverse displacement of contact pads on opposite sides of the interposer to reduce thermal stresses when the interposer is bonded to contact pads of a chip and a substrate with different thermal coefficients of expansion. The effective elasticity of

대표청구항

[ What is claimed is:] [1.] An interposer to electrically couple contact pads of a chip and a substrate bonded on opposite sides of the interposer, comprising:a substantially planar dielectric film having first and second opposing surfaces;a first electrical contact pad disposed on the first surface

이 특허에 인용된 특허 (30)

  1. Buckley ; III Frederick (San Jose CA) Blomgren James S. (San Jose CA), Bi-planar multi-chip module.
  2. Garner Robin E. (Rolling Meadows IL), Chip carrier mounting arrangement.
  3. Estes H. Scott (Austin TX) Staggs David (Austin TX) Swamy Deepak (Austin TX), Circuit board thermal relief pattern having improved electrical and EMI characteristics.
  4. Boegh-Petersen Allan (Flongvaenget 14 Hedehusene DK-2640 DKX), Connector assembly for a circuit board testing machine, a circuit board testing machine, and a method of testing a circu.
  5. Nguyen Hung N. (Bensalem PA), Electronic device interconnection techniques.
  6. Andros Frank E. (Binghamton NY) Angulas Christopher G. (Owego NY) Milewski Joseph M. (Binghamton NY), Electronic package structure and method of making same.
  7. Angulas Christopher G. (Endicott NY) Flynn Patrick T. (Owego NY) Funari Joseph (Vestal NY) Kindl Thomas E. (Endwell NY) Orr Randy L. (Vestal NY), Flexible circuit member.
  8. Andrews James A. (Phoenix AZ), Flip chip package and method of making.
  9. Lopergolo Emanuele Frank ; Goldmann Lewis Sigmund ; Sullivan Joseph Michael ; Tompkins ; Jr. Charles Russell, High density electrical interconnect apparatus and method.
  10. Gedney Ronald W. (Vestal NY) Sholtes Tamar A. (Endicott NY), IC chip attachment.
  11. Murtuza Masood (Sugarland TX) Attarwala Abbas I. (Mountain View CA), Low stress ball grid array package.
  12. Behlen James F. (Sunnyvale CA) Hussain Rafiqul (Fremont CA) Haq Munir (San Jose CA), Micro BGA stacking scheme.
  13. Derfiny Dennis J. (Clarendon Hills IL) van den Heuvel Anthony P. (Arlington Heights IL) Edguer Nihat S. (Palatine IL), Mounting system for stress relief in surface mounted components.
  14. Ito Jun-ichi (Tokuyama JPX) Shimamoto Toshitsugu (Fujisawa JPX), Multilayer board and fabrication method thereof.
  15. Furuta Akiko,JPX, Optical system having a focal point detection device.
  16. Boyko Christina M. (Conklin NY) Bucek Francis J. (Binghamton NY) Carpenter Richard W. (Johnson City NY) Markovich Voya R. (Endwell NY) Mayo Darleen (Knightdale NC) Reidsema Cindy M. (Austin TX) Sabia, Printed circuit board with aligned connections and method of making same.
  17. Brown Vernon L. (Boulder CO), Printed wiring board construction.
  18. Beaman Daniel Paul ; Corbin ; Jr. John Saunders ; Massey Danny Edward, Self-alligning low profile socket for connecting ball grid array devices through a dendritic interposer.
  19. Grube Gary (Monroe NY) Khandros Igor (Peekskill NY) Mathieu Gaetan (Carmel NY), Semiconductor chip assemblies and components with pressure contact.
  20. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  21. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  22. Bindra Perminder S. (South Salem NY) Cuomo Jerome J. (Lincolndale NY) Gall Thomas P. (Endwell NY) Ingraham Anthony P. (Endicott NY) Kang Sung K. (Chappaqua NY) Kim Jungihl (Chappaqua NY) Lauro Paul (, Separable electrical connection technology.
  23. McMillan John R. ; Maslakow William H. ; Abelanet Marc A., Socket assembly for integrated circuit chip carrier package.
  24. Jin Sungho (Millington NJ) McCormack Mark T. (Summit NJ), Solder medium for circuit interconnection.
  25. Bartelink Dirk J. (Los Altos Hills CA), Strain relief flip-chip integrated circuit assembly with test fixturing.
  26. Garant John J. (Hopewell Junction NY) Indyk Richard F. (Wappingers Falls NY), Structure to reduce stress in multilayer ceramic substrates.
  27. Weiss Michael L. (Coral Springs FL), Surface mount interposer.
  28. Gore John G. (Mt. Dora FL) Tolar Neal J. (Longwood FL), Surface mount stress relief interface system and method.
  29. Gore John G. (Sorrento FL), Surface mounting stress relief device and method.
  30. Franke Earnest A. (Largo FL) Sheets Judd O. (St. Petersburg FL) Crose Steven R. (Pinellas Park FL), Vibration sensitive isolation for printed circuit boards.

이 특허를 인용한 특허 (116)

  1. Leedy, Glenn J, Adjacent substantially flexible substrates having integrated circuits that are bonded together by non-polymeric layer.
  2. McCormick,Carolyn; Jessep,Rebecca; Dungan,John; Boggs,David W.; Sato,Daryl, Arrangement of vias in a substrate to support a ball grid array.
  3. Keller, Rex W., Ball grid array connection device.
  4. Harvey, Paul Marlan, Ball grid array package construction with raised solder ball pads.
  5. Harvey,Paul Marlan, Ball grid array package construction with raised solder ball pads.
  6. Frank J. Downes, Jr. ; Donald S. Farquhar ; Robert M. Japp ; William J. Rudik, Circuit package having low modulus, conformal mounting pads.
  7. Alcoe, David J., Compliant laminate connector.
  8. Lee, Teck Kheng, Computer systems having an interposer including a flexible material.
  9. Kawazoe,Katsuro; Uda,Takayuki; Yamamoto,Kouichi; Sakamoto,Tsutomu; Katsuki,Maria, Connector and an electronic apparatus having electronic parts connected to each other by the connector.
  10. Shibayama,Katsumi, Detector.
  11. Lee,Teck Kheng; Lee,Kian Chai; Khoo,Sian Yong, Double bumping of flexible substrate for first and second level interconnects.
  12. Nakanishi, Teru; Hayashi, Nobuyuki; Morita, Masaru; Yoneda, Yasuhiro, Electronic component.
  13. Nakanishi, Teru; Hayashi, Nobuyuki; Morita, Masaru; Yoneda, Yasuhiro, Electronic device.
  14. Lee, Teck Kheng, Elimination of RDL using tape base flip chip on flex for die stacking.
  15. Lee, Teck Kheng, Elimination of RDL using tape base flip chip on flex for die stacking.
  16. Lee,Teck Kheng, Elimination of RDL using tape base flip chip on flex for die stacking.
  17. Lee,Teck Kheng, Elimination of RDL using tape base flip chip on flex for die stacking.
  18. Brodsky, William Louis; Caletka, David V.; Gaynes, Michael Anthony; Markovich, Voya Rista, Enhanced electrical/mechanical connection for electronic devices.
  19. Pasco Robert W. ; Reddy Srinivasa S. N. ; Vallabhaneni Rao V., Enhanced interconnection to ceramic substrates.
  20. Peretz, Haim; Shoval, Moshe, Extending the lifetime of a leadless SMT solder joint using pads comprising spring-shaped traces.
  21. Harvey, Paul Marlan, Flex-based IC package construction employing a balanced lamination.
  22. Moon,Ow Chee; Koon,Eng Meow, Flexible ball grid array chip scale packages.
  23. Lee, Teck Kheng, Flip chip packaging using recessed interposer terminals.
  24. Lee,Teck Kheng, Flip chip packaging using recessed interposer terminals.
  25. Craig Iwami ; Jim K. Hall ; Brian R. Mulholland ; Seth Greiner, High density interconnect module.
  26. Silverbrook,Kia, Integrated circuit (IC) carrier assembly incorporating serpentine suspension.
  27. Silverbrook,Kia, Integrated circuit (IC) carrier assembly with suspension means.
  28. Silverbrook,Kia, Integrated circuit arrangement.
  29. Silverbrook, Kia, Integrated circuit carrier assembly.
  30. Silverbrook,Kia, Integrated circuit carrier with recesses.
  31. Lee,Teck Kheng, Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods.
  32. Conn, Robert O., Interposer for redistributing signals.
  33. Alagaratnam, Maniam; Desai, Kishor V.; Patel, Sunil A., Interposer for semiconductor package assembly.
  34. Maniam Alagaratnam ; Kishor V. Desai ; Sunil A. Patel, Interposer for semiconductor package assembly.
  35. Liang, Shih-Wei; Wu, Kai-Chiang; Liu, Ming-Kai; Miao, Chia-Chun; Lu, Chun-Lin, Interposer having a defined through via pattern.
  36. Liang, Shih-Wei; Wu, Kai-Chiang; Liu, Ming-Kai; Miao, Chia-Chun; Lu, Chun-Lin, Interposer having a defined through via pattern.
  37. Brodsky, William Louis; Caletka, David Vincent, Interposer member having apertures for relieving stress and increasing contact compliancy.
  38. Lee,Teck Kheng, Interposer substrate and wafer scale interposer substrate member for use with flip-chip configured semiconductor dice.
  39. Sakamoto Akira,JPX, Layered printed-circuit-board and module using the same.
  40. Katkar, Rajesh; Uzoh, Cyprian Emeka, Low CTE component with wire bond interconnects.
  41. Katkar, Rajesh; Uzoh, Cyprian Emeka, Low CTE component with wire bond interconnects.
  42. Strandberg Jan I. ; Chazan David J. ; Skinner Michael P., Low-impedance high-density deposited-on-laminate structures having reduced stress.
  43. Han, Seok-Jae, Memory card adapter.
  44. Han, Seok-Jae; Yoo, Jeongsik; Jung, So-Young, Memory card adapter.
  45. Han, Seok-jae; Yoo, Jeongsik; Jung, So-Young, Memory card adapter.
  46. Lee, Teck Kheng, Method and apparatus for dielectric filling of flip chip on interposer assembly.
  47. Samuel Alan Johnson ; Mukesh P. Patel ; Timothy V. Harper, Method and apparatus for testing of ball grid array circuitry.
  48. Pai, Deepak K., Method and apparatus to change solder pad size using a differential pad plating.
  49. Lu, Szu-Wei; Lu, Ming; Lin, Jyh-Rong, Method for forming a wafer level package incorporating a multiplicity of elastomeric blocks and package formed.
  50. Harvey, Paul Marlan, Method of apparatus for interconnecting a relatively fine pitch circuit layer and adjacent power plane(s) in a laminated construction.
  51. Harvey, Paul Marlan, Method of ball grid array package construction with raised solder ball pads.
  52. Lin, Charles W.C.; Wang, Chia-Chung, Method of making semiconductor assembly with built-in stiffener and semiconductor assembly manufactured thereby.
  53. Robert H. Frantz ; Ramon E. Helms, Method of manufacture for embedded processing subsystem module.
  54. Bolken,Todd O.; Baerlocher,Cary J.; Cobbley,Chad A.; Corisis,David J., Method of manufacturing a stackable ball grid array.
  55. Lee, Teck Kheng, Method of manufacturing microelectronic devices, including methods of underfilling microelectronic components through an underfill aperture.
  56. Lee, Teck Kheng, Methods for assembly and packaging of flip chip configured dice with interposer.
  57. Lee,Teck Kheng, Methods for assembly and packaging of flip chip configured dice with interposer.
  58. Lee,Teck Kheng, Methods for assembly and packaging of flip chip configured dice with interposer.
  59. Lee, Teck Kheng; Tan, Cher Khng Victor, Methods of forming semiconductor assemblies.
  60. Pierson, Mark Vincent; Sweterlitsch, Jennifer Rebecca; Woychik, Charles Gerard; Youngs, Jr., Thurston Bryce, Methods of making and using a floating interposer.
  61. Lee,Teck Kheng, Microelectronic devices including underfill apertures.
  62. Lian, Jia; Peng, Huaping; Shi, Shamei; Wang, William H; Flens, Frank; Vergeest, Henricus Jozef, Module mount interposer.
  63. Ohsawa, Satoshi; Tamura, Akira, Mounting adapter, printed board, and manufacturing method thereof.
  64. Silverbrook, Kia, Multi-chip integrated circuit carrier.
  65. Fujimoto,Takashi; Nagaishi,Hiroto; Konagata,Shoichi, Power module structure and solid state relay using same.
  66. Fisher, Doreen S.; McMillan, Thad, Printed circuit assembly having conductive pad array with in-line via placement.
  67. Elizabeth Varriano-Marston, Registered microperforated films for modified/controlled atmosphere packaging.
  68. Varriano Marston,Elizabeth, Registered microperforated films for modified/controlled atmosphere packaging.
  69. Varriano-Marston, Elizabeth, Registered microperforated films for modified/controlled atmosphere packaging.
  70. Matsuda, Yoshinari; Koguchi, Tomohide, Rigid-printed wiring board and production method of the rigid-printed wiring board.
  71. Yoshinari Matsuda JP; Tomohide Koguchi JP, Rigid-printed wiring board and production method of the rigid-printed wiring board.
  72. Wang, Ge, Robust mezzanine BGA connector.
  73. Nakanishi, Teru; Hayashi, Nobuyuki; Morita, Masaru; Yoneda, Yasuhiro, Semiconductor device.
  74. Sumikawa, Masato; Tanaka, Kazumi, Semiconductor device.
  75. Lee, Jin Hyuk, Semiconductor device and manufacturing method using a stress-relieving film attached to solder joints.
  76. Chinnusamy, Satyamoorthi; Tan, Weng Hing; Pan, Andrew; Ho, Kok Khoon, Semiconductor device and method of forming DCALGA package using semiconductor die with micro pillars.
  77. Lee, Teck Kheng, Semiconductor device assemblies.
  78. Lee,Teck Kheng; Tan,Cher Khng Victor, Semiconductor die packages with recessed interconnecting structures.
  79. Lee,Teck Kheng; Tan,Cher Khng Victor, Semiconductor die packages with recessed interconnecting structures and methods for assembling the same.
  80. Elenius,Peter; Yang,Hong, Solder bar for high power flip chips.
  81. Bolken, Todd O.; Baerlocher, Cary J.; Cobbley, Chad A.; Corisis, David J., Stackable ball grid array.
  82. Bolken,Todd O.; Baerlocher,Cary J.; Cobbley,Chad A.; Corisis,David J., Stackable ball grid array.
  83. Bolken,Todd O.; Baerlocher,Cary J.; Cobbley,Chad A.; Corisis,David J., Stackable ball grid array.
  84. Spielberger, Richard K.; Jensen, Ronald J.; Wagner, Thomas G., Stacked ball grid array.
  85. Leedy, Glenn J., Stacked integrated memory device.
  86. Kresge, John S.; Markovich, Voya R., Strain relief for substrates having a low coefficient of thermal expansion.
  87. Yu, Chen-Hua; Wu, Jiun Yi, Substrate contact opening.
  88. Yu, Chen-Hua; Wu, Jiun Yi, Substrate contact opening.
  89. Haba, Belgacem; Mitchell, Craig S.; Alvarez, Jr., Apolinar, Substrate for a microelectronic package and method of fabricating thereof.
  90. Zhang, Lan; Teshome, Abeye, System and method for minimizing a loading effect of a via by tuning a cutout ratio.
  91. Lee,Jong Joo, Test apparatus having intermediate connection board for package.
  92. Kishor V. Desai ; Maniam Alagaratnam ; Sunil A. Patel, Test fixture for flip chip ball grid array circuits.
  93. Chainer, Timothy J.; Gaynes, Michael, Thermal interface solution with reduced adhesion force.
  94. Chainer, Timothy J.; Gaynes, Michael, Thermal interface solution with reduced adhesion force.
  95. Leedy, Glenn J, Three dimension structure memory.
  96. Leedy, Glenn J, Three dimensional memory structure.
  97. Leedy, Glenn J, Three dimensional memory structure.
  98. Leedy, Glenn J, Three dimensional structure memory.
  99. Leedy, Glenn J, Three dimensional structure memory.
  100. Leedy, Glenn J, Three dimensional structure memory.
  101. Leedy, Glenn J., Three dimensional structure memory.
  102. Leedy, Glenn J., Three dimensional structure memory.
  103. Leedy, Glenn J., Three dimensional structure memory.
  104. Leedy, Glenn J., Three dimensional structure memory.
  105. Leedy, Glenn J., Three dimensional structure memory.
  106. Leedy, Glenn J., Three dimensional structure memory.
  107. Leedy, Glenn J., Three dimensional structure memory.
  108. Brusso, Patricia A; Modi, Mitul B; McCormick, Carolyn R.; Cadena, Ruben; Subramanian, Sankara J; Martin, Edward L., Underfill device and method.
  109. Brusso, Patricia A; Modi, Mitul B; McCormick, Carolyn R.; Cadena, Ruben; Subramanian, Sankara J; Martin, Edward L., Underfill device and method.
  110. Benenati Joseph A. ; Chen William T.,SGX ; Fanti Lisa A. ; Howell Wayne J. ; Knickerbocker John U., Underfill preform interposer for joining chip to substrate.
  111. Sebesta, Robert David; Wilson, James Warren, Variable thickness pads on a substrate surface.
  112. Sebesta,Robert David; Wilson,James Warren, Variable thickness pads on a substrate surface.
  113. Leedy, Glenn J, Vertical system integration.
  114. Leedy, Glenn J, Vertical system integration.
  115. Szu-Wei Lu TW; Kuo-Chuan Chen TW; Jyh-Rong Lin TW; Ruoh-Huey Wang TW; Hsu-Tien Hu TW; Hsin-Chien Huang TW, Wafer level package incorporating elastomeric pads in dummy plugs.
  116. Kung Ling-Chen,TWX ; Chu Tsung-Yao,TWX, Wafer level packaging method and devices formed.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로