$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Automatic scheduling of instructions to reduce code size 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0819382 (1997-03-17)
발명자 / 주소
  • Click
  • Jr. Cliff N.
출원인 / 주소
  • Motorola, Inc.
인용정보 피인용 횟수 : 82  인용 특허 : 18

초록

Scheduling instructions by eliminating COPY instructions to reduce code size and increase performance in a computer program compiler. According to one embodiment of the present invention COPY instructions are coalesced prior to preparing a ready list. The ready list is polled and instructions select

대표청구항

[ What is claimed is:] [1.] A method for scheduling instructions for a first portion of a computer program, the first portion of the computer program having a plurality of instructions, the first portion of the computer program having a first code size, the method comprising the steps of:(a) buildin

이 특허에 인용된 특허 (18)

  1. Schmidt William J. ; Roediger Robert R., Compiler with extended redundant copy elimination.
  2. Hayashi Masakazu (Kawasaki JPX) Igarashi Yutaka (Kawasaki JPX) Takiuchi Masaaki (Kawasaki JPX) Hotta Kohichiro (Kawasaki JPX), Compiling apparatus and a compiling method.
  3. Nakahira Tadashi,JPX ; Hayashi Masakazu,JPX, Compiling processing apparatus.
  4. Schmidt William Jon ; Prosser Edward Curtis ; Roediger Robert Ralph, Compiling with partial copy propagation.
  5. Smith Kevin J. (Boulder Creek CA) Kenner Hugh R. (Cupertino CA) Savage William A. (Milpitas CA) Kwong Alice (Los Altos CA), Integrated register allocation, instruction scheduling, instruction reduction and loop unrolling.
  6. Caldwell Jeffrey B., Language independent optimal size-based storage allocation.
  7. Ruttenberg John C. (Waban MA), Loop scheduler.
  8. Tirumalai Partha P. ; Subramanian Krishna ; Baylin Boris, Method and apparatus for instruction scheduling in an optimizing compiler for minimizing overhead instructions.
  9. Aizikowitz Nava Arela,ILX ; Prosser Edward Curtis ; Roediger Robert Ralph, Method and apparatus for using partner information to color nodes in an interference graph within a computer system.
  10. Goebel Kurt J., Method and system for register allocation using multiple interference graphs.
  11. Holler Anne M. ; Benitez Manuel E., Method for restructuring code to reduce procedure call overhead.
  12. Robison Arch D., Method of analyzing definitions and uses in programs with pointers and aggregates in an optimizing compiler.
  13. Tyma Paul, Method of reducing the number of instructions in a program code sequence.
  14. Tanaka Hirohisa,JPX ; Sayama Junko,JPX ; Tanaka Akira,JPX, Optimization apparatus which removes transfer instructions by a global analysis of equivalence relations.
  15. Chaitin Gregory J. (Yorktown Heights NY), Register allocation and spilling via graph coloring.
  16. Aizikowitz Nava Arela,ILX ; Bar-Haim Roy,ILX ; Prosser Edward Curtis ; Roediger Robert Ralph ; Schmidt William Jon, Register allocation method and apparatus for truncating runaway lifetimes of program variables in a computer system.
  17. Koblenz Brian D. (Seattle WA) Callahan ; II Charles D. (Mercer Island WA), Register allocation methods having upward pass for determining and propagating variable usage information and downward p.
  18. Abe Hitoshi (Kanagawa JPX), Register allocation technique in a program translating apparatus.

이 특허를 인용한 특허 (82)

  1. Alverson, Gail A.; Callahan, II, Charles David; Kahan, Simon H.; Koblenz, Brian D.; Porterfield, Allan; Smith, Burton J., Accessing a collection of data items in a multithreaded environment.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  11. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  17. Shail Aditya Gupta ; B. Ramakrishna Rau ; Richard C. Johnson ; Michael S. Schlansker, Automatic design of VLIW instruction formats.
  18. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  19. Kawahito, Motohiro; Komatsu, Hideaki, Compiler device, method, program and recording medium.
  20. Kawahito,Motohiro; Komatsu,Hideaki, Compiler device, method, program and recording medium.
  21. Tarditi, Jr., David Read; Harris, Timothy Lawrence; Plesko, Mark Ronald; Shinnar, Avraham E., Compiler support for optimizing decomposed software transactional memory operations.
  22. Blainey, Robert J.; Gschwind, Michael K.; McInnes, James L.; Munroe, Steven J., Compiling code for an enhanced application binary interface (ABI) with decode time instruction optimization.
  23. Blainey, Robert J.; Gschwind, Michael; McInnes, James L.; Munroe, Steven J., Compiling code for an enhanced application binary interface (ABI) with decode time instruction optimization.
  24. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  25. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  26. Alverson, Gail A.; Smith, Burton J.; Kaplan, Laurence S.; Niehaus, Mark L., Debugging techniques in a multithreaded environment.
  27. Alverson,Gail A.; Smith,Burton J.; Kaplan,Laurence S.; Niehaus,Mark L., Debugging techniques in a multithreaded environment.
  28. Gail A. Alverson ; Burton J. Smith ; Laurence S. Kaplan ; Mark L. Niehaus, Debugging techniques in a multithreaded environment.
  29. Alverson, Gail A.; Callahan, II, Charles David; Coatney, Susan L.; Koblenz, Brian D.; Korry, Richard D.; Smith, Burton J., Deferred task swapping in a multithreaded environment.
  30. Alverson, Gail A.; Callahan, II, Charles David; Kahan, Simon H.; Koblenz, Brian D.; Porterfield, Allan; Smith, Burton J., Detecting access to a memory location in a multithreaded environment.
  31. Harris, Timothy Lawrence, Efficient placement of software transactional memory operations around procedure calls.
  32. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  33. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  34. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  35. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  36. Gschwind, Michael K.; Salapura, Valentina, Generating compiled code that indicates register liveness.
  37. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  38. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  39. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  40. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  41. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  42. Alverson,Gail A.; Callahan, II,Charles David; Coatney,Susan L.; Koblenz,Brian D.; Korry,Richard D.; Smith,Burton J., Inter-thread long jumps in a multithreaded environment.
  43. Christopher M. McKinsey ; Jayashankar Bharadwaj, Interactive instruction scheduling and block ordering.
  44. Henry,Gregory, Iterative optimizing compiler.
  45. Blainey, Robert J.; Gschwind, Michael K.; McInnes, James L.; Meissner, Michael R.; Munroe, Steven J., Linking code for an enhanced application binary interface (ABI) with decode time instruction optimization.
  46. Blainey, Robert J.; Gschwind, Michael K.; McInnes, James L.; Meissner, Michael R.; Munroe, Steven J., Linking code for an enhanced application binary interface (ABI) with decode time instruction optimization.
  47. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  48. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  49. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  50. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  51. Callahan, II, Charles David; Koblenz, Brian D., Method and system for automatically regenerating data on-demand.
  52. Brian D. Koblenz, Method and system for calculating instruction lookahead.
  53. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  54. Charles David Callahan, II ; Brian D. Koblenz, Method and system for identifying locations to move portions of the computer program.
  55. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  56. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  57. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  58. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  59. Brian D. Koblenz ; Allan Porterfield ; Burton J. Smith, Method and system for memory allocation in a multiprocessing environment.
  60. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  61. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  62. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  63. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  64. Callahan ; II Charles David, Method and system for target register allocation.
  65. Kiddy, Raymond R., Method of obfuscating computer instruction streams.
  66. Kiddy,Raymond R., Method of obfuscating computer instruction streams.
  67. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  68. Callahan, II, Charles David; Shields, Keith Arnett; Briggs, III, Preston Pengra, Parallelism performance analysis based on execution trace information.
  69. Alverson,Gail A.; Callahan, II,Charles David; Coatney,Susan L.; Koblenz,Brian D.; Korry,Richard D.; Smith,Burton J., Placing a task of a multithreaded environment in a known state.
  70. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  71. Alverson,Gail A.; Callahan, II,Charles David; Kahan,Simon H.; Koblenz,Brian D.; Porterfield,Allan; Smith,Burton J., Restricting access to memory in a multithreaded environment.
  72. Master,Paul L.; Watson,John, Storage and delivery of device features.
  73. Alverson,Gail A.; Callahan, II,Charles David; Coatney,Susan L.; Koblenz,Brian D.; Korry,Richard D.; Smith,Burton J., Stream management in a multithreaded environment.
  74. Alverson, Gail A.; Callahan, II, Charles David; Kahan, Simon H.; Koblenz, Brian D.; Porterfield, Allan; Smith, Burton J., Synchronization techniques in a multithreaded environment.
  75. Alverson,Gail A.; Callahan, II,Charles David; Kahan,Simon H.; Koblenz,Brian D.; Porterfield,Allan; Smith,Burton J., Synchronization techniques in a multithreaded environment.
  76. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  77. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  78. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  79. Alverson,Gail A.; Callahan, II,Charles David; Coatney,Susan L.; Koblenz,Brian D.; Korry,Richard D.; Smith,Burton J., Task swap out in a multithreaded environment.
  80. Alverson Gail A. ; Callahan ; II Charles David ; Coatney Susan L. ; Kaplan Laurence S. ; Korry Richard D., Techniques for an interrupt free operating system.
  81. Alverson,Gail A.; Callahan, II,Charles David; Coatney,Susan L.; Kaplan,Laurence S.; Korry,Richard D., Techniques for reducing the rate of instruction issuance.
  82. Alverson, Gail A.; Callahan, II, Charles David; Coatney, Susan L.; Koblenz, Brian D.; Korry, Richard D.; Smith, Burton J., User program and operating system interface in a multithreaded environment.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로