초록 ▼

A dynamic clock control comprising an idle detector and a variable speed clock supply. The idle detector detects when an idle condition appears on the bus and sends an appropriate control signal to the variable speed clock supply. The clock supply, which supplies clocking signals for the bus compone

A dynamic clock control comprising an idle detector and a variable speed clock supply. The idle detector detects when an idle condition appears on the bus and sends an appropriate control signal to the variable speed clock supply. The clock supply, which supplies clocking signals for the bus components coupled to the bus, changes the frequency of the clocking signals from a faster, full-speed frequency to a lower frequency. When the bus becomes active, the idle detector causes the clock supply to supply clocking signals at the original full-speed frequency. With the apparatus and method of the present invention, the frequency of the clocking signals supplied to the bus components can be dynamically controlled without user intervention. Since for many bus components, power consumption is proportional to clocking frequency, a significant power savings is obtained for the overall bus system.

대표청구항 ▼

[ What is claimed is:] [1.] In a system having a bus and a plurality of bus components coupled to said bus, each of said bus components adapted to receive clocking signals from a clock control system, said clock control system comprising:an idle detector/timer circuit detecting an idle condition on

[ What is claimed is:] [1.] In a system having a bus and a plurality of bus components coupled to said bus, each of said bus components adapted to receive clocking signals from a clock control system, said clock control system comprising:an idle detector/timer circuit detecting an idle condition on said bus and outputting a first control signal indicating said idle condition after a predetermined amount of time has elapsed after said idle condition appears on said bus, said idle detector/timer circuit comprises a first counter, such that said idle detector/timer circuit outputs said first control signal after said idle condition appears on the bus and said counter receives a predetermined number of clocking signals from a variable-speed clock supply circuit, wherein said bus operates according to the Peripheral Component Interconnect (PCD) architecture and an active condition appears on said bus when said idle detector/timer circuit receives a REQ# signal from one of said bus components coupled to said bus and said idle condition appears on said bus when FRAME# and IRDY# signals on said bus are deasserted; anda variable-speed clock supply circuit coupled to said idle detector circuit and receiving said first control signal, said variable-speed clock supply circuit supplying clocking signals to said bus components coupled to said bus at a first frequency and a second frequency where said second frequency is lower than said first frequency, such that said variable-speed clock supply circuit supplies said clocking signal at said second frequency in response to said first control signal, wherein said variable-speed clock supply includesa first multiplexer having a control input coupled to said idle detector/timer, a first input coupled to a 33 MHZ clocking signal source and a second input coupled to an output of a second counter, said second counter having an input coupled to a 66 ME clocking signal source and outputting a pulse signal when said counter reaches a predetermined value;a second multiplexer having a control input coupled to said idle detector/timer, a first input receiving a binary "t" value and a second input coupled to the output of said second counter; anda JK-type flip-flop having a J input, a K input, a clock input, and an output, said J input coupled to the output of said first multiplexer, said K input coupled to the output of said second multiplexer, and said clock input coupled to said 66 MHZ clocking signal source, said JK-type flip-lop outputting said clocking signal for said bus.