$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit with field programmable and application specific logic areas 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-007/38
  • H03K-019/177
출원번호 US-0176017 (1998-10-20)
발명자 / 주소
  • Tavana Danesh
  • Yee Wilson K.
  • Trimberger Stephen M.
출원인 / 주소
  • Xilinx, Inc.
대리인 / 주소
    Young
인용정보 피인용 횟수 : 119  인용 특허 : 6

초록 ▼

A heterogeneous integrated circuit device comprising a field programmable gate array (FPGA) programmably connected to a mask-defined application specific logic area (ASLA) on an integrated circuit thus providing a flexible low cost alternative to a homogeneous device of one type or the other. By int

대표청구항 ▼

[ What is claimed is:] [1.] A monolithic integrated circuit comprising:an array of field programmable gates selectively interconnected by programmable switch matrices, said gates and said switch matrices being selectively programmable after manufacture in accordance with desired gate functions and c

이 특허에 인용된 특허 (6)

  1. Chang Web (39939 Stevenson Common ; V-2133 Fremont CA 94538), Application specific field programmable gate array.
    상세보기
  2. Carter William S. (Santa Clara CA), Configurable logic element.
    상세보기
  3. Cox William D. (San Jose CA) Blair Benjamin W. (San Jose CA) Kolze Paige A. (San Jose CA) Chua Hua-Thye (Los Altos CA), Logic module for field programmable gate array.
    상세보기
  4. Buch Kiran B. (Fremont CA) Law Edwin S. (Saratoga CA) Chu Jakong J. (Santa Clara CA), Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays.
    상세보기
  5. Fisher Barbara J. (Palm Bay FL), Programmable array logic with shared product terms and J-K registered outputs.
    상세보기
  6. Mahoney John E. (San Jose CA), Structure and method for producing mask-programmed integrated circuits which are pin compatible substitutes for memory-c.
    상세보기

이 특허를 인용한 특허 (119)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  11. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  12. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
    상세보기
  13. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas, Adaptive, multimode rake receiver for dynamic search and multipath reception.
    상세보기
  14. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  18. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  19. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  20. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  21. Chua, Kar Keng; Cheung, Sammy; Phoon, Hee Kong; Tan, Kim Pin; Goay, Wei Lian, Application-specific integrated circuit equivalents of programmable logic and associated methods.
    상세보기
  22. Chua, Kar Keng; Cheung, Sammy; Phoon, Hee Kong; Tan, Kim Pin; Goay, Wei Lian, Application-specific integrated circuit equivalents of programmable logic and associated methods.
    상세보기
  23. Chua, Kar Keng; Cheung, Sammy; Phoon, Hee Kong; Tan, Kim Pin; Goay, Wei Lian, Application-specific integrated circuit equivalents of programmable logic and associated methods.
    상세보기
  24. Chua,Kar Keng; Cheung,Sammy, Application-specific integrated circuit equivalents of programmable logic and associated methods.
    상세보기
  25. Moore,Michael T.; Lie,James, Architecture for efficient implementation of serial data communication functions on a programmable logic device (PLD).
    상세보기
  26. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
    상세보기
  27. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
    상세보기
  28. de Waal, Abraham B.; Diard, Franck R., Automatic quality testing of multimedia rendering by software drivers.
    상세보기
  29. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
    상세보기
  30. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
    상세보기
  31. Crabill, Eric J., Configurable processor system.
    상세보기
  32. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
    상세보기
  33. Manohararajah, Valavan; Lewis, David, Configuring programmable integrated circuit device resources as processing elements.
    상세보기
  34. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba, Consumer product distribution in the embedded system market.
    상세보기
  35. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
    상세보기
  36. Kim,Sang Soo; Oh,Choong Seob; Park,Jin Hyeok; Park,Jin Ho; Kim,Dong Gyu; Park,Yong Eun; Kang,Nam Soo; Lee,Gyu Su, Display panel with signal transmission patterns.
    상세보기
  37. Stoica,Adrian; Salazar Lazaro,Carlos Harold, Evolutionary technique for automated synthesis of electronic circuits.
    상세보기
  38. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
    상세보기
  39. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  40. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  41. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  42. Sun, Albert; Sheu, Eric; Lo, Ying-Che, Four state programmable interconnect device for bus line and I/O pad.
    상세보기
  43. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
    상세보기
  44. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  45. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  46. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  47. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  48. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James, Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements.
    상세보기
  49. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
    상세보기
  50. Bemanian, Majid; Scharf, William D.; Entin, Bruce L., Integrated circuit having integrated programmable gate array and field programmable gate array, and method of operating the same.
    상세보기
  51. Bemanian, Majid; Scharf, William D., Integrated circuit having integrated programmable gate array and method of operating the same.
    상세보기
  52. Chan, Jiunn Wen; Schleicher, II, James G.; Patel, Kamal, Interactive tool for contemporaneous design of integrated circuits having different device packages.
    상세보기
  53. Coppola, Alan J.; Stanley, Joel; Wilton, Steven J. E., Interface scheme for connecting a fixed circuitry block to a programmable logic core.
    상세보기
  54. Coppola, Alan J.; Stanley, Joel; Wilton, Steven J. E., Interface scheme for connecting a fixed circuitry block to a programmable logic core.
    상세보기
  55. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
    상세보기
  56. Kim, Sang-Soo; Oh, Choong-Seob; Park, Jin-Hyeok; Park, Jin-Ho; Kim, Dong-Gyu; Park, Yong-Eun; Kang, Nam-Soo; Lee, Gyu-Su, Liquid crystal display panel with signal transmission patterns.
    상세보기
  57. Kim,Sang Soo; Oh,Choong Seob; Park,Jin Hyeok; Park,Jin Ho; Kim,Dong Gyu; Park,Yong Eun; Kang,Nam Soo; Lee,Gyu Su, Liquid crystal display panel with signal transmission patterns.
    상세보기
  58. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  59. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  60. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  61. Tan,Kim Pin; Ang,Boon Jin; Ng,Bee Yee, Mask-programmable logic device with building block architecture.
    상세보기
  62. Lawson,Jimmy; Karchmer,David; Khalaf,Marwan A, Mask-programmable logic device with programmable portions.
    상세보기
  63. Lawson,Jimmy; Karchmer,David; Khalaf,Marwan A., Mask-programmable logic device with programmable portions.
    상세보기
  64. Park, Jonathan, Mask-programmable logic devices with programmable gate array sites.
    상세보기
  65. Fogal,Rich; Reynolds,Tracy; Cowles,Timothy, Method and apparatus for circuit completion through the use of ball bonds or other connections during the formation of semiconductor device.
    상세보기
  66. Park, Jonathan, Method and apparatus for providing clock/buffer network in mask-programmable logic device.
    상세보기
  67. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
    상세보기
  68. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  69. Allegrucci, Jean-Didier, Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory.
    상세보기
  70. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  71. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  72. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  73. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  74. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  75. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  76. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  77. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  78. Master, Paul L.; Scheuermann, W. James, Method and system for reducing the time-to-market concerns for embedded system design.
    상세보기
  79. Wilton,Steven J E; Bozman,Kimberly; Kafafi,Noha; Wu,James, Method for constructing an integrated circuit device having fixed and programmable logic portions and programmable logic architecture for use therewith.
    상세보기
  80. Wilton,Steven J. E.; Bozman,Kimberly; Kafafi,Noha; Wu,James, Method for constructing an integrated circuit device having fixed and programmable logic portions and programmable logic architecture for use therewith.
    상세보기
  81. Perry, Steven; Nixon, Gregor; Kong, Larry; Scott, Alasdair; Hall, Andrew; Wang, Lingli; Dettmar, Chris; Park, Jonathan; Price, Richard, Method for programming a mask-programmable logic device and device so programmed.
    상세보기
  82. Perry,Steven; Nixon,Gregor; Kong,Larry; Scott,Alasdair; Hall,Andrew; Wang,Lingli; Dettmar,Chris; Park,Jonathan; Price,Richard, Method for programming a mask-programmable logic device and device so programmed.
    상세보기
  83. Tharmalingam,Kumara, Method for programming programmable logic device having specialized functional blocks.
    상세보기
  84. Parry, Stuart; Stansfield, Anthony, Method of configuring embedded application-specific functional blocks.
    상세보기
  85. Park, Jonathan; Chen, Eugen; Saito, Richard; Wright, Adam; Ratchev, Evgueni, Method of creating a mask-programmed logic device from a pre-existing circuit design.
    상세보기
  86. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
    상세보기
  87. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
    상세보기
  88. Yuan,Jinyong; Chua,Kar Keng; Park,Ji, Methods for creating and expanding libraries of structured ASIC logic and other functions.
    상세보기
  89. Yuan,Jinyong, Methods for improved structured ASIC design.
    상세보기
  90. Schleicher, II,James G.; Karchmer,David, Methods for producing equivalent field-programmable gate arrays and structured application specific integrated circuits.
    상세보기
  91. Schleicher, II, James G.; Karchmer, David, Methods for producing equivalent field-programmable gate arrays and structured application-specific integrated circuits.
    상세보기
  92. Schleicher, II,James G; Yuan,Jinyong, Methods for producing equivalent logic designs for FPGAs and structured ASIC devices.
    상세보기
  93. Pedersen,Bruce; Yuan,Jinyong, Methods for producing mappings of logic suitable for FPGA and structured ASIC implementations.
    상세보기
  94. Tan,Kim Pin; Chua,Kar Keng, Methods for producing structured application-specific integrated circuits that are equivalent to field-programmable gate arrays.
    상세보기
  95. Park,Ji; Yuan,Jinyong; Chua,Kar Keng; Puchkaryov,Evgenii, Methods for storing and naming static library cells for lookup by logic synthesis and the like.
    상세보기
  96. Yuan, Jinyong; Park, Ji, Methods of verifying functional equivalence between FPGA and structured ASIC logic cells.
    상세보기
  97. Yuan,Jinyong; Park,Ji, Methods of verifying functional equivalence between FPGA and structured ASIC logic cells.
    상세보기
  98. Barry K. Britton ; Ravikumar Charath ; Zheng Chen ; James F. Hoff ; Cort D. Lansenderfer ; Don McCarley ; Richard G. Stuby, Jr. ; Ju-Yuan D. Yang, Multi-master multi-slave system bus in a field programmable gate array (FPGA).
    상세보기
  99. Sun, Albert; Sheu, Eric; Lo, Ying-Che, One cell programmable switch using non-volatile cell.
    상세보기
  100. Sun, Albert; Sheu, Eric; Lo, Ying-Che, One cell programmable switch using non-volatile cell.
    상세보기
  101. Sun, Albert; Sheu, Eric; Lo, Ying-Che, One cell programmable switch using non-volatile cell with unidirectional and bidirectional states.
    상세보기
  102. Foo,Loke Yip, Optimizing logic in non-reprogrammable logic devices.
    상세보기
  103. van Wageningen,Darren; Wortman,Curt, Output reporting techniques for hard intellectual property blocks.
    상세보기
  104. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
    상세보기
  105. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
    상세보기
  106. Lewis,David; Cashman,David, Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks.
    상세보기
  107. Lewis,David; Cashman,David, Programmable logic device having redundancy with logic element granularity.
    상세보기
  108. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas, Secure storage of program code for an embedded system.
    상세보기
  109. Kim,Sang Soo; Oh,Choong Seob; Park,Jin Hyeok; Park,Jin Ho; Kim,Dong Gyu; Park,Yong Eun; Kang,Nam Soo; Lee,Gyu Su; Kang,Sin Gu, Signal transmission film and a liquid crystal display panel having the same.
    상세보기
  110. Master,Paul L.; Watson,John, Storage and delivery of device features.
    상세보기
  111. Park,Jonathan, Switch methodology for mask-programmable logic devices.
    상세보기
  112. Jacob,Rojit; Chuang,Dan Minglun, System and method using embedded microprocessor as a node in an adaptable computing machine.
    상세보기
  113. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
    상세보기
  114. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
    상세보기
  115. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
    상세보기
  116. Camarota,Rafael; Rahim,Irfan; Ang,Boon Jin; Chong,Thow Pang, Techniques for combining volatile and non-volatile programmable logic on an integrated circuit.
    상세보기
  117. van Wageningen,Darren; Wortman,Curt; Ang,Boon Jin; Chong,Thow Pang; Mansur,Dan; Burney,Ali, Techniques for optimizing design of a hard intellectual property block for data transmission.
    상세보기
  118. van Wageningen,Darren, Techniques for transmitting and receiving SPI4.2 status signals using a hard intellectual property block.
    상세보기
  119. Scott,Alasdair; Nixon,Gregor, Timing analysis for programmable logic.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로