초록 ▼

A field programmable gate array has multiple logic units interconnected via level-0 routing structure to form tier 0 logic tiles. The level-0 routing structure has horizontal wiring and vertical wiring that is interconnected via a horizontal-to-vertical directional routing switch that transfers sign

A field programmable gate array has multiple logic units interconnected via level-0 routing structure to form tier 0 logic tiles. The level-0 routing structure has horizontal wiring and vertical wiring that is interconnected via a horizontal-to-vertical directional routing switch that transfers signals from the horizontal wiring to the vertical wiring. The tier 0 logic tiles are nested within and interconnected by a level-1 routing structure to form tier 1 logic tiles. The level-1 routing structure has horizontal wiring and vertical wiring that is interconnected via a vertical-to-horizontal directional routing switch that transfers signals from the vertical wiring to the horizontal wiring. The level-0 routing structure is also interconnected to the level-1 routing structure via inter-level routing switches. Signals traveling between any two logic units within a common tier 0 logic tile traverse at most one directional routing switch within the level-0 routing structure. As a result, the path delay between any two logic units is approximately equal and independent of the placement of the logic units within the tier 0 logic tile. Signals traveling between any two logic units in different tier 0 logic tiles traverse at most one directional routing switch within the level-1 routing structure and two inter-level routing switches. The path delay between any two logic units in different tiles is also approximately equal and independent of the placement of the logic units within the different tier 0 logic tiles. Additionally, the routing delays throughout the FPGA are independent of fanout of the routing net and independent of the number of wires used for the net.

대표청구항 ▼

[ What is claimed is:] [1.] A field programmable gate array comprising:multiple tier 0 (T0) logic tiles, each T0 logic tile comprising:(i) multiple logic units;(ii) a level-0 routing structure coupled to carry signals to and from the logic units;a level-1 routing structure coupled to carry signals t

[ What is claimed is:] [1.] A field programmable gate array comprising:multiple tier 0 (T0) logic tiles, each T0 logic tile comprising:(i) multiple logic units;(ii) a level-0 routing structure coupled to carry signals to and from the logic units;a level-1 routing structure coupled to carry signals to and from the T0 logic tiles, the level-1 routing structure having wires interconnected via directional switch blocks; andwherein path delays between any two of the logic units within a common T0 logic tile is approximately equal and path delays between any two of the logic units located in different T0 logic tiles is approximately equal.