$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of making a semiconductor device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/00
출원번호 US-0898992 (1997-07-23)
우선권정보 JP-0040494 (1992-01-31)
발명자 / 주소
  • Inoue Shunsuke,JPX
  • Miyawaki Mamoru,JPX
  • Kohchi Tetsunobu,JPX
출원인 / 주소
  • Canon Kabushiki Kaisha, JPX
대리인 / 주소
    Fitzpatrick, Cella, Harper & Scinto
인용정보 피인용 횟수 : 47  인용 특허 : 4

초록

A method of making a semiconductor device is disclosed in which the device has an insulated gate transistor in which source and drain regions are provided in a single crystal semiconductor layer formed on an insulating layer with a channel region interposed between the source and drain regions. The

대표청구항

[ What is claimed is:] [1.] A method of manufacturing a semiconductor device having an insulated gate field effect transistor, said method comprising the steps of:a) forming thicker selective oxide films just below those regions than the thickness of an insulating layer just below a channel region o

이 특허에 인용된 특허 (4)

  1. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Method for preparing semiconductor member.
  2. Kusunoki Shigeru (Hyogo JPX), Method of forming a multi-layer type semiconductor device with semiconductor element layers stacked in opposite directio.
  3. Yonehara Takao,JPX ; Sato Nobuhiko,JPX ; Sakaguchi Kiyofumi,JPX ; Kondo Shigeki,JPX, Semiconductor member, and process for preparing same and semiconductor device formed by use of same.
  4. Beasom James Douglas ; McLachlan Craig James, bonded wafer processing.

이 특허를 인용한 특허 (47)

  1. Akiyama,Hajime; Izuo,Shinichi, Dielectric isolation type semiconductor device and method for manufacturing the same.
  2. Yamazaki,Shunpei; Murakami,Satoshi; Arai,Yasuyuki, Electroluminescence display device having a semiconductor substrate.
  3. Tatsuro Maeda JP, Field-effect transistor and manufacture thereof.
  4. Bin Yu, Formation of ultra-thin active device area on semiconductor on insulator (SOI) substrate.
  5. Katayama, Shigenori; Ishii, Ryo, Liquid crystal panel and manufacturing method for the same.
  6. Monfray, Stéphane; Halimaoui, Aomar; Coronel, Philippe; Lenoble, Damien; Fenouillett Beranger, Claire, Manufacturing method of semiconductor-on-insulator region structures.
  7. Houston,Theodore W.; Joyner,Keith A., Means for forming SOI.
  8. Campbell, John E.; Devine, William T.; Srikrishnan, Kris V., Method and structure for buried circuits and devices.
  9. Campbell,John E.; Devine,William T.; Srikrishnan,Kris V., Method and structure for buried circuits and devices.
  10. Campbell,John E.; Devine,William T.; Srikrishnan,Kris V., Method and structure for buried circuits and devices.
  11. Campbell,John E.; Devine,William T.; Srikrishnan,Kris V., Method and structure for buried circuits and devices.
  12. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  13. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  14. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  15. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  16. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  17. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  18. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  19. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  20. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  21. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  22. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  23. Yamazaki, Shunpei, Method of manufacturing a semiconductor device having a gate electrode formed over a silicon oxide insulating layer.
  24. Yamazaki, Shunpei, Method of manufacturing a semiconductor device including thermal oxidation to form an insulating film.
  25. Yamazaki, Shunpei, Method of manufacturing semiconductor device having island-like single crystal semiconductor layer.
  26. Chang Kyu-hwan,KRX ; Song Jae-inh,KRX ; Park Heung-soo,KRX ; Koh Young-bum,KRX, Methods for cleaning wafers used in integrated circuit devices.
  27. Chan, Kevin K.; Hanafi, Hussein I.; Solomon, Paul M., Nitride-encapsulated FET (NNCFET).
  28. Chan,Kevin K.; Hanafi,Hussein I.; Solomon,Paul M., Nitride-encapsulated FET (NNCFET).
  29. Chan,Kevin K.; Hanafi,Hussein I.; Solomon,Paul M., Nitride-encapsulated FET (NNCFET).
  30. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Nonvolatile memory and electronic apparatus.
  31. Yamazaki, Shunpei; Arai, Yasuyuki, Organic electroluminescent display device.
  32. Yamazaki, Shunpei; Arai, Yasuyuki, Organic electroluminescent display device.
  33. Yamazaki, Shunpei; Arai, Yasuyuki, Organic electroluminescent display device.
  34. Yamazaki, Shunpei; Arai, Yasuyuki, Organic electroluminescent display device.
  35. Yamazaki, Shunpei; Arai, Yasuyuki, Organic electroluminescent display device.
  36. Crowder Scott W. ; Hannon Robert ; Iyer Subramanian S., Planar mixed SOI-bulk substrate for microelectronic applications.
  37. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device.
  38. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device including the selective forming of porous layer.
  39. Yamazaki, Shunpei, Semiconductor device.
  40. Isobe, Atsuo, Semiconductor device and method for manufacturing the same.
  41. Isobe, Atsuo, Semiconductor device and method for manufacturing the same.
  42. Yamazaki, Shunpei; Murakami, Satoshi; Arai, Yasuyuki, Semiconductor device and method of fabricating the same.
  43. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Semiconductor device having buried oxide film.
  44. Yamazaki, Shunpei; Koyama, Jun; Miyanaga, Akiharu; Fukunaga, Takeshi, Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same.
  45. Krishnan, Srinath; Buynoski, Matthew S., Structure, and a method of realizing, for efficient heat removal on SOI.
  46. Gaul, Stephen J; Voldman, Steven Howard; Tschann, Jean-Michel, Thermal matching in semiconductor devices using heat distribution structures.
  47. Yamazaki, Shunpei; Miyanaga, Akiharu; Koyama, Jun; Fukunaga, Takeshi, Thin film semiconductor device and its manufacturing method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로