$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Semiconductor device having a signal pin with multiple connections 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/495
  • H01L-023/48
  • H01L-023/52
  • H05K-003/46
출원번호 US-0226730 (1999-01-07)
우선권정보 EP-0300204 (1998-01-13)
발명자 / 주소
  • Busking Erik Bert,NLX
  • Sun Yang Ling,NLX
  • Visee Maarten,NLX
출원인 / 주소
  • Lucent Technologies Inc.
인용정보 피인용 횟수 : 24  인용 특허 : 33

초록

A semiconductor device comprises a signal pin mounted on a base plate by adhesive. Parasitic capacitance exists between the pin and the base plate in the region of adhesive and may deleteriously affect the operation of circuitry in chip connected to pin by a bond wire. A bond wire connecting pin to

대표청구항

[ What is claimed is:] [1.] A semiconductor device comprising a base plate, a semiconductor chip mounted on the base plate, a signal pin mounted on the base plate, there being parasitic capacitance between the signal pin and the base plate, a first bond wire connecting the signal pin to the chip, an

이 특허에 인용된 특허 (33) 인용/피인용 타임라인 분석

  1. Van Roosmalen Marcel Wilhelm Rudolf Martin,NLX, Balanced integrated semiconductor device operating with a parallel resonator circuit.
  2. Szente Pedro A. (Los Altos CA) Armstrong Gratz L. (Sunnyvale CA), Broad-band microwave power sensor using diodes above their resonant frequency.
  3. Takekawa Kouichi (Tokyo JPX) Bonkohara Manabu (Tokyo JPX), Capacitor built-in integrated circuit packaged unit and process of fabrication thereof.
  4. Hu Yung-Chang,TWX ; Ma Tsuo-Hsin,TWX, Design of device layout for integration with power mosfet packaging to achieve better lead wire connections and lower o.
  5. Nilssen Ole K. (Caesar Dr. Barrington IL 60010), Electronic ballast with leakage transformer.
  6. Chillara Satya (San Jose CA) Mostafazadeh Shahram (San Jose CA), High density integrated circuit assembly combining leadframe leads with conductive traces.
  7. Mitzlaff James E. (Carpentersville IL), High efficiency RF power amplifier.
  8. Rush Kenneth, High-density wirebond chip interconnect for multi-chip modules.
  9. Kagawa Kazuhisa (Itami JPX), High-frequency high-power transistor.
  10. Hale Raymond L. (Torrance CA), Hybrid transistor.
  11. Crook David T. (Loveland CO) Keirn Kevin W. (Loveland CO) Cilingiroglu Ugur (Goztepe TRX), Identification of pin-open faults by capacitive coupling through the integrated circuit package.
  12. Penchuk Robert A., Integrated circuit and supply decoupling capacitor therefor.
  13. Fryklund David John ; Schwab Paul John ; Wells Graham John Headlem, Integrated circuit having a parasitic resonance filter.
  14. Fritz Donald S., Integrated circuit package.
  15. Choi Chi-Young,KRX, Lead frame bonding power distribution systems.
  16. Liang Louis H. (Los Altos CA) Wang Tsing-Chow (San Jose CA), Leadframe having one or more power/ground planes without vias.
  17. Inoue Akira (Itami JPX), Microwave integrated circuit.
  18. Kain Aron Z. (1733 Corning St. Los Angeles CA 90035), Microwave vector displacement and acceleration transducer.
  19. Wendler John P. (Brighton MA) Palevsky Alan (Wayland MA), Monolithic lumped element networks.
  20. Khatibzadeh M. Ali (Plano TX) Bayraktaroglu Burhan (Plano TX), Monolithically realizable radio frequency bias choke.
  21. Kinsman Larry D., Multilayered lead frame for semiconductor packages.
  22. Wu Ching-Yi,TWX, Multiple-chip integrated circuit package including a dummy chip.
  23. Miyahara Kenichiro (Tokuyama JPX), Package for semiconductor device.
  24. Lenz Michael,DEX, Power semiconductor component.
  25. Nerone Louis R. (Brecksville OH), Power supply circuit for a gas discharge lamp.
  26. Shields Michael R. (Mesa AZ), RF amplifier assembly.
  27. Yoshikawa Noriyuki,JPX ; Tateoka Kazuki,JPX ; Sugimura Akihisa,JPX ; Kanazawa Kunihiko,JPX, RF power amplifying circuit device.
  28. Tsuji Kazuto (Kawasaki JPX) Yoneda Yoshiyuki (Kawasaki JPX) Sakoda Hideharu (Kawasaki JPX) Sono Michio (Kawasaki JPX) Yamaguchi Ichiro (Kawasaki JPX) Hamano Toshio (Kawasaki JPX) Kubota Yoshihiro (Ka, Semiconductor device and lead frame therefore.
  29. Yoneda Yoshiyuki (Kawasaki JPX) Tsuji Kazuto (Kawasaki JPX) Kasai Junichi (Kawasaki JPX) Sakoda Hideharu (Kawasaki JPX), Semiconductor device and method of producing the same.
  30. Nagano Junya (Kanagawa JPX), Semiconductor device having an interconnecting circuit board.
  31. Nagano Junya (Kanagawa-ken JPX), Semiconductor device having an interconnecting circuit board.
  32. Nagano Junya (Kanagawa-ken JPX), Semiconductor device having an interconnecting circuit board and method for manufacturing same.
  33. Shioya Masaki (Tokyo JPX) Hanawaka Masuo (Tokyo JPX), Switching power supply.

이 특허를 인용한 특허 (24) 인용/피인용 타임라인 분석

  1. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Apparatus and methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  2. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  3. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  4. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  5. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  6. Jin,Xiaodong; Sutardja,Sehat; Tse,Lawrence; Tsai,King Chun, ESD protection circuit.
  7. Kluge,Wolfram; Huschka,Andreas; Hahn,Uwe, ESD protection circuit for radio frequency input/output terminals in an integrated circuit.
  8. Jin, Xiaodong; Sutardja, Sehat; Tse, Lawrence; Tsai, King Chun, Electrostatic discharge protection circuit.
  9. Bromberger, Christoph, High frequency arrangement.
  10. Wight, James Stuart; Grundlingh, Johan M., Integrated circuit incorporating wire bond inductance.
  11. Wight, James Stuart; Grundlingh, Johan M., Integrated circuit incorporating wire bond inductance.
  12. Wight,James Stuart; Grundlingh,Johan M., Integrated circuit incorporating wire bond inductance.
  13. Santos, Fernando A.; Sanchez, Audel A.; Viswanathan, Lakshminarayan, Method and apparatus for multi-chip structure semiconductor package.
  14. Jin, Xiaodong; Tse, Lawrence; Tsai, King Chun; Chien, George; Wei, Shuran, Methods and apparatus for improving high frequency input/output performance.
  15. Jin, Xiaodong; Tse, Lawrence; Tsai, King Chun; Chien, George; Wei, Shuran, Methods and apparatus for improving high frequency input/output performance.
  16. Jin,Xiaodong; Tse,Lawrence; Tsai,King Chun; Chien,George; Wei,Shuran, Methods and apparatus for improving high frequency input/output performance.
  17. Jin,Xiaodong; Tse,Lawrence; Tsai,King Chun; Chien,George; Wei,Shuran, Methods and apparatus for improving high frequency input/output performance.
  18. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  19. Van Horn,Mark T.; Hedden,Richard N.; Cuthbert,David R.; Schoenfeld,Aaron M., Methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer.
  20. Terrovitis, Manolis, On-chip/off-chip magnetic shielding loop.
  21. Kawahara,Hirokazu, Semiconductor IC, information processing method, information processing device, and program storage medium.
  22. Wight, James Stuart; Grundlingh, Johan M., Switched-mode power amplifier integrally performing power combining.
  23. Ben Artsi, Liav, System and process for overcoming wire-bond originated cross-talk.
  24. Ben Artsi,Liav, System and process for overcoming wire-bond originated cross-talk.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로