초록 ▼

A programmable function block 20 comprises a logic block 21 including a full adder 31 and at least one preposition logic 32, and an input block 22 including programmable input switch units 40-1 through 40-9 for use in selectively switching a HIGH logic level signal, a LOW logic level signal, and a s

A programmable function block 20 comprises a logic block 21 including a full adder 31 and at least one preposition logic 32, and an input block 22 including programmable input switch units 40-1 through 40-9 for use in selectively switching a HIGH logic level signal, a LOW logic level signal, and a signal on interconnection lines 50. The preposition logic 32 comprises an exclusive OR circuit 32-1 and a multiplexer 32-2 and functions as various different logic circuits by means of setting some of the inputs thereof to a HIGH logic level or a LOW logic level. Thus, the logic block functions as various different logic circuits depending on the state of the inputs. In addition, the full adder provides fast arithmetic operation.

대표청구항 ▼

[ What is claimed is:] [1.] A programmable function block comprising a logic block including a full adder with three input terminals and at least one preposition logic, and one or more programmable input switch unit for use in selectively switching a HIGH logic level signal, a LOW logic level signal

[ What is claimed is:] [1.] A programmable function block comprising a logic block including a full adder with three input terminals and at least one preposition logic, and one or more programmable input switch unit for use in selectively switching a HIGH logic level signal, a LOW logic level signal, and a signal on interconnection lines that run throughout a semiconductor integrated circuit having at least one logic block mounted thereon and available to connect between inputs and outputs of a plurality of circuits mounted on the semiconductor integrated circuit, whereinsaid preposition logic comprises a first multiplexer that selects one of a first input and a second input depending on the value of a control input to produce the selected input, and an exclusive OR circuit for performing an exclusive OR operation on two inputs including said selected input from said first multiplexer, an output of said preposition logic being connected to one of the three input terminals of said full adder and each output of said programmable input switch units being connected to each input of said logic block.